

30V N-Channel Enhancement Mode MOSFET


GENERAL DESCRIPTION

The ME70N03S is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-252)

Top View




FEATURES

- $R_{DS(ON)} \leq 6.6m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 11m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC



Ordering Information: ME70N03S (Pb-free)

ME70N03S-G (Green product-Halogen free)

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current*	$T_C=25^\circ C$	I_D	62	A
	$T_C=70^\circ C$		50	
	$T_A=25^\circ C$		17	
	$T_A=70^\circ C$		13	
Pulsed Drain Current		I_{DM}	248	A
Maximum Power Dissipation	$T_C=25^\circ C$	P_D	41	W
	$T_C=70^\circ C$		26	
	$T_A=25^\circ C$		3.1	
	$T_A=70^\circ C$		2	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Case		$R_{\theta JC}$	3	$^\circ C/W$

*The device mounted on 1in² FR4 board with 2 oz copper

30V N-Channel Enhancement Mode MOSFET
Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μ A	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μ A	1		3	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} = $\pm$ 20V			$\pm$ 100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μ A
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D =30A		5.5	6.6	m Ω
		V _{GS} =4.5V, I _D =15A		8.5	11	
V _{SD}	Diode Forward Voltage	I _S =20A, V _{GS} =0V		0.85	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =10V, I _D =25A		38		nC
Q _g	Total Gate Charge	V _{DS} =15V, V _{GS} =4.5V, I _D =25A		19.5		
Q _{gs}	Gate-Source Charge			8		
Q _{gd}	Gate-Drain Charge			11		
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, F=1MHz		1620		pF
C _{oss}	Output Capacitance			255		
C _{rss}	Reverse Transfer Capacitance			80		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1.1		Ω
t _{d(on)}	Turn-On Delay Time	R _L =15 Ω , V _{GEN} =10V, I _D =1A V _{DD} =15V, R _G =3 Ω		17		ns
t _r	Turn-On Rise Time			15		
t _{d(off)}	Turn-Off Delay Time			58		
t _f	Turn-Off Fall Time			6		







 Note: a. Pulse test: pulse width $\leq$ 300 μ s, duty cycle $\leq$ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.








30V N-Channel Enhancement Mode MOSFET

Typical Characteristics (T_J = 25°C Noted)




30V N-Channel Enhancement Mode MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC
正式發行