

DESCRIPTION

The MP6619L is an H-bridge motor driver. It operates from a supply input voltage (V_{IN}) up to 28V and delivers a motor current up to 5A. The MP6619L is ideally suited to drive a brushed DC motor.

The MP6619L also has a configurable current limit. Full protection features include over-current protection (OCP), V_{IN} over-voltage protection (OVP), V_{CC} under-voltage lockout (UVLO), and thermal shutdown.

The MP6619L is available in a QFN-19 (3mmx3mm) package.

FEATURES


- Wide 2.5V to 28V Operating Input Voltage (V_{IN}) Range
- Up to 5A Peak Output Current (I_{OUT})
- Compliance with 3.3V and 5V Systems
- Internal H-Bridge Driver
- Configurable Current Limit
- 65m Ω On Resistance ($R_{DS(ON)}$) for Each Half-Bridge MOSFET with 5V V_{CC}
- 100% Duty Cycle Operation of H-Bridge
- 1 μ A Shutdown Mode
- Over-Current Protection (OCP)
- V_{IN} Over-Voltage Protection (OVP)
- V_{CC} Under-Voltage Lockout (UVLO)
- Over-Temperature (OT) Shutdown
- Fault Indication Output
- Available in a QFN-19 (3mmx3mm) Package

APPLICATIONS

- DC Motors
- Solenoids and Actuators

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Package	Top Marking	MSL Rating
MP6619LGQ	QFN-19 (3mmx3mm)	See Below	1


* For Tape & Reel, add suffix -Z (e.g. MP6619LGQ-Z).

TOP MARKING

BVNY
LLLL

BVN: Product code of MP6619LGQ
Y: Year code
LLLL: Lot number

PACKAGE REFERENCE



PIN FUNCTIONS

Pin #	Name	Description
1	IFB	Current-sense signal feedback. Connect the IFB pin to LSS.
2, 11	VIN	Input supply for motor driver.
3	OUT2	Output terminal 2.
4	BST2	Bootstrap (BST) pin for the OUT2 high-side MOSFET (HS-FET) gate driver. Connect a capacitor between the BST2 and OUT2 pins.
5	EN	IC enable. Pull down the EN pin internally.
6, 7, 8	LSS	Low-side (LS) source connection. For current sense, connect a current-sense resistor between the LSS pin and power ground.
9	BST1	BST pin for the OUT1 HS-FET gate driver. Connect a capacitor between the BST1 and OUT1 pins.
10	OUT1	Output terminal 1.
12	OCP_SET	Over-current protection (OCP) setting. Float the OCP_SET pin or connect it to AGND. Float OCP_SET to enable OCP; pull OCP_SET logic low to disable OCP.
18	NC	Not connected. Float the NC pin or connect it to AGND.
13	nFAULT	Fault indication output. Pull the nFAULT pin active low for fault conditions.
14	VCC	Logic supply input for internal driver and logic.
15	IN1	Output 1 control input. Pull the IN1 pin down internally.
16	IN2	Output 2 control input. Pull the IN2 pin down internally.
17	ISET	Current trip voltage setting. Connect a resistor from the ISET pin to ground.
19	AGND	Ground for internal logic.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply voltage (V_{IN}) 36V
 Supply voltage (V_{CC}) 6V
 V_{OUTX} -0.3V to $V_{IN} + 0.3V$
 V_{BST1} $V_{OUT1} + 6V$
 V_{BST2} $V_{OUT2} + 6V$
 LSS voltage (V_{LSS}) -0.3V to +0.6V
 All other pins -0.3V to +6V
 Continuous power dissipation ($T_A = 25^\circ C$) ⁽²⁾
 QFN-19 (3mmx3mm) 2.5W
 Junction temperature 150°C
 Lead temperature 260°C
 Storage temperature -65°C to +150°C

ESD Ratings

Human body model (HBM) ±2kV
 Charged device model (CDM) ±2kV

Recommended Operating Conditions ⁽³⁾

Supply voltage (V_{IN}) 2.5V to 28V
 Supply voltage (V_{CC}) 2.8V ⁽⁴⁾ to 5.5V
 Operating junction temp (T_J) -40°C to +125°C

Thermal Resistance ⁽⁵⁾ θ_{JA} θ_{JC}
 QFN-19 (3mmx3mm) 50 12... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{JA} , and the ambient temperature, T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX) - T_A) / θ_{JA} . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operation conditions.
- 4) 2.8V is the minimum VCC operating voltage when VCC is falling.
- 5) Measured on JESD51-7, a 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$V_{IN} = 24V$, $V_{CC} = 3.3V$, $T_A = 25^\circ C$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
Supply Voltage						
V _{IN} operating range	V _{IN}		2.5		28	V
V _{CC} operating range	V _{CC}	After start-up	2.8	3.3	5.5	V
V _{CC} start-up threshold (under-voltage lockout, UVLO)	V _{CC_ON}	V _{CC} rising edge	2.7	2.9	3.1	V
		V _{CC} falling edge	2.4	2.6	2.8	V
Start-up hysteresic voltage	V _{CC_HY}			0.3		V
IC Supply						
V _{CC} shutdown current	I _{VCC_SD}	EN = 0			1	μA
V _{CC} quiescent current	I _{VCC_SBY}	EN = 1, no load		1.6	2.2	mA
V _{IN} quiescent current	I _{VIN_SBY}	EN = 1, no load		210	350	μA
Logic						
Logic high threshold	V _{IH}				1.5	V
Logic low threshold	V _{IL}		0.4			V
Internal pull-down resistance	R _{PD}			500		kΩ
IC start-up delay	t _{DELAY}	EN active to switching		230	350	μs
Current Control						
Current trip voltage	V _{ITRIP}	V _{ITRIP} = 200mV	180	200	220	mV
		V _{ITRIP} = 100mV	85	100	115	mV
Off time	t _{ITRIP}	After I _{TRIP}		1		ms
Switching Frequency						
Pulse-width modulation (PWM) frequency on IN1 and IN2	f _{PWM}				400	kHz
Power MOSFET						
High-side MOSFET (HS-FET) on resistance	R _{DS(ON)_HS}	V _{CC} = 3.3V, I _{OUT} = 500mA	50	78	110	mΩ
		V _{CC} = 5V, I _{OUT} = 500mA	42	65	93	mΩ
Low-side MOSFET (LS-FET) on resistance	R _{DS(ON)_LS}	V _{CC} = 3.3V, I _{OUT} = 500mA	50	78	110	mΩ
		V _{CC} = 5V, I _{OUT} = 500mA	42	65	93	mΩ
Minimum on time	t _{MIN_ON}			200		ns
Bootstrap (BST) for High-Side (HS) Driver						
Forward voltage for BST charge	V _{FBST}			0.5		V
BST UVLO	V _{BST_UVLO}	Rising edge		2		V
Protection						
Over-current protection (OCP) retry time	t _{OCP}			1		ms
OCP threshold	I _{OCP}		5.5	10	18.5	A

ELECTRICAL CHARACTERISTICS *(continued)*






$V_{IN} = 24V$, $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
V_{IN} over-voltage protection (OVP) threshold	V_{IN_OVP}		32.2	34	35.5	V
Thermal shutdown ⁽⁶⁾	T_{SD}			150		$^{\circ}C$
Thermal shutdown hysteresis ⁽⁶⁾	T_{SD_HY}			20		$^{\circ}C$

Note:

6) Not tested in production.

TYPICAL CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{CC} = 3.3V$, $EN = 5V$, $IN1 = 20kHz$, duty = 50%, $T_A = 25^{\circ}C$, unless otherwise noted.


Normal Operation

$V_{IN} = 24V$, $IN2 = low$, load = $5\Omega + 700\mu H$




Normal Operation

$V_{IN} = 24V$, $IN2 = high$, load = $5\Omega + 700\mu H$




Normal Operation

$V_{IN} = 5V$, $IN2 = low$, load = $2\Omega + 470\mu H$




Normal Operation

$V_{IN} = 5V$, $IN2 = high$, load = $2\Omega + 470\mu H$




Start-Up through VIN

$V_{IN} = 24V$, $IN2 = low$, load = $5\Omega + 700\mu H$



Start-Up through VIN

$V_{IN} = 24V$, $IN2 = high$, load = $5\Omega + 700\mu H$




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{CC} = 3.3V$, $EN = 5V$, $IN1 = 20kHz$, duty = 50%, $T_A = 25^\circ C$, unless otherwise noted.


Start-Up through VIN

$V_{IN} = 5V$, $IN2 = \text{low}$, load = $2\Omega + 470\mu H$




Start-Up through VIN

$V_{IN} = 5V$, $IN2 = \text{high}$, load = $2\Omega + 470\mu H$




Shutdown through VIN

$V_{IN} = 24V$, $IN2 = \text{low}$, load = $5\Omega + 700\mu H$




Shutdown through VIN

$V_{IN} = 24V$, $IN2 = \text{high}$, load = $5\Omega + 700\mu H$




Shutdown through VIN

$V_{IN} = 5V$, $IN2 = \text{low}$, load = $2\Omega + 470\mu H$



Shutdown through VIN

$V_{IN} = 5V$, $IN2 = \text{high}$, load = $2\Omega + 470\mu H$




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{CC} = 3.3V$, $EN = 5V$, $IN1 = 20kHz$, duty = 50%, $T_A = 25^\circ C$, unless otherwise noted.


IC Enabled

$V_{IN} = 24V$, $IN2 = \text{low}$, load = $5\Omega + 700\mu H$




IC Enabled

$V_{IN} = 24V$, $IN2 = \text{high}$, load = $5\Omega + 700\mu H$




IC Enabled

$V_{IN} = 5V$, $IN2 = \text{low}$, load = $2\Omega + 470\mu H$




IC Enabled

$V_{IN} = 5V$, $IN2 = \text{high}$, load = $2\Omega + 470\mu H$




IC Disabled

$V_{IN} = 24V$, $IN2 = \text{low}$, load = $5\Omega + 700\mu H$



IC Disabled

$V_{IN} = 24V$, $IN2 = \text{high}$, load = $5\Omega + 700\mu H$




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{CC} = 3.3V$, $EN = 5V$, $IN1 = 20kHz$, duty = 50%, $T_A = 25^\circ C$, unless otherwise noted.


IC Disabled

$V_{IN} = 5V$, $IN2 = \text{low}$, load = $2\Omega + 470\mu H$



IC Disabled

$V_{IN} = 5V$, $IN2 = \text{high}$, load = $2\Omega + 470\mu H$



The diagram illustrates the control and power stages of a DC-DC converter. On the left, a **Controller** block manages the system through several pins: **EN** (Enable), **nFAULT** (Fault output), **OCP_SET** (Overcurrent Protection Setpoint), **IN1** and **IN2** (Input voltage sense), and **ISSET** (Current sense setpoint). The **Charge Pump** block generates a **VCP** (Voltage Conversion Pump) signal from **VCC**. The **Fault Detection** block monitors the **nFAULT** signal and provides feedback to the **Controller**. The **Control Logic** block receives **IN1**, **IN2**, and **ISSET** signals and outputs control signals to the **Gate Driver** and **Curr. Reg.** (Current Regulator). The **Gate Driver** outputs **G1**, **G2**, **G3**, and **G4** signals to the gates of MOSFETs **M1**, **M2**, **M3**, and **M4**. The **Curr. Reg.** block provides a **Current-Trip Voltage Setting** to the **Gate Driver** and receives a **Current-Sense Signal Feedback** from the **IFB** (Input Feedback) pin. The power stage consists of four MOSFETs (**M1**, **M2**, **M3**, **M4**) and four diodes (**D1**, **D2**, **D3**, **D4**) connected in a full-bridge configuration. The input voltage **VIN** is applied to the bridge, and the output voltage **VOUT** is taken from the bridge output. The output is filtered by an inductor **LSS** and a capacitor **CS** to produce the final output voltage **VOUT**. The **IFB** pin is connected to the output voltage **VOUT** for feedback.

Figure 1: Functional Block Diagram

OPERATION

The MP6619L is an H-bridge motor driver that operates from a supply input voltage (V_{IN}) up to 28V and delivers a motor current up to 5A. Typically, the MP6619L drives a brushed DC motor.

Input Logic

Each of the MP6619L's half-bridges is controlled independently via the EN, IN1, and/or IN2 pins (see Table 1).

Table 1: Truth Table

EN	INx	OUTx
0	x	Z
1	0	L
1	1	H

Shutdown Mode

If the EN signal is pulled low, then the MP6619L shuts down. During shutdown, all circuits and blocks are disabled, and the MP6619L consumes below 1 μ A of shutdown current. There is a deglitch time of about 150ns on EN to avoid mistriggering.

Current Limit

The MP6619L has a configurable current limit. The output current (I_{OUT}) flowing through the two low-side MOSFETs (LS-FETs) is sensed by an external sense resistor. When I_{OUT} reaches the current trip threshold, a current limit condition is triggered. The entire H-bridge switches to a high-impedance state with all the MOSFETs turned off. After a fixed off time (t_{ITRIP}), the MOSFETs are re-enabled, and the cycle repeats.

The current limit is triggered when the IFB pin voltage (V_{IFB}) reaches the current trip voltage (V_{ITRIP}). For example, if a 40m Ω sense resistor is connected from the LSS pin to ground and the current trip voltage (V_{ITRIP}) is 200mV, then V_{IFB} reaches 200mV and a current trip occurs once I_{OUT} reaches 5A.

Current Trip Voltage Setting

The current control trip value is set by connecting a resistor between the ISET pin and ground. When ISET is floating, the current trip voltage is set to the default 200mV. If a resistor is connected between ISET and ground, then the current trip voltage can drop below 200mV

to reduce power loss on the sense resistor. The MP6619L requires about 0.3ms to detect whether a resistor is available on ISET when the IC starts up for the first time ($V_{CC} >$ under-voltage lockout, UVLO, and EN = 1). During this time, the IC is not switching. The relationship between the current trip voltage and ISET resistance (R_{ISET}) can be calculated using Equation (1):

$$V_{ITRIP} (V) = 0.2 \times \frac{40}{R_{ISET} (k\Omega)} \quad (1)$$

For example, if R_{ISET} is 80k Ω , the trip voltage is 100mV. For improved accuracy, a 40k Ω to 80k Ω resistance is recommended to achieve a 200mV to 100mV current trip voltage.

V_{CC} Under-Voltage Lockout (UVLO)

Whenever the VCC voltage (V_{CC}) falls below the UVLO threshold, all circuitry in the device is disabled and the internal logic resets. Once V_{CC} exceeds the UVLO threshold, the MP6619L resumes normal operation.

High-Side MOSFET (HS-FET) Driver

The two high-side MOSFETs (HS-FETs) (M1 and M3) are N-channel MOSFETs. When the HS-FETs turn on, a bootstrap (BST) supply voltage (V_{BSTX}) across BST1 and BST2 is required. V_{BSTX} is generated by a combination of the internal charge pump and V_{CC} . This allows the IC to operate at 100% duty cycle to provide sufficient driver voltage for the HS-FETs.

Over-Current Protection (OCP)

The MP6619L provides over-current protection (OCP) for each MOSFET by floating the OCP_SET pin. Pull OCP_SET logic low to disable OCP.

The OCP circuit limits the current through each MOSFET by reducing the gate driver voltage to the MOSFET. If the MOSFET current remains in the OCP condition (exceeds the OCP threshold, I_{OCP}) for longer than the OCP deglitch time, all MOSFETs in the H-bridge are disabled and nFAULT is pulled low. The driver remains disabled during the OCP retry time (t_{OCP}) and then is re-enabled automatically.

Table 2 shows the OCP setting options.

Table 2: OCP Setting

OCP_SET	Over-Current Protection
Float	Enabled
0	Disabled

Input Over-Voltage Protection (OVP)

During the freewheeling time, the energy stored in I_{OUT} is delivered to the input side. When V_{IN} and I_{OUT} are sufficiently high, the energy sent back to the input side causes V_{IN} to increase. The MP6619L employs V_{IN} protection to avoid IC damage due to a high voltage spike.

If V_{IN} exceeds the OVP threshold, the H-bridge output is disabled and nFAULT is pulled low. This protection is released once V_{IN} drops to a safe level.

Junction Over-Temperature Protection (OTP)

If the die temperature exceeds safe limits, all H-bridge MOSFETs are disabled and nFAULT is pulled low. Once the die temperature drops to a safe level, the MP6619L resumes normal operation automatically.

Fault Indication Output (nFAULT)

The MP6619L provides an nFAULT pin that is pulled active low if any of the protection circuits are activated. These fault conditions include OCP, over-temperature protection (OTP), and over-voltage protection (OVP). If a current-limit trip occurs, then nFAULT is also pulled low. nFAULT is an open-drain output and requires an external pull-up resistor. Once the fault condition is removed, nFAULT is pulled inactive high via the pull-up resistor.

Enable and Disable (EN)

To enable the MP6619L, apply a logic high signal to EN, where the high-level signal time must exceed about 10 μ s. To shut down the IC, pull EN logic low and set the low-level signal above 100ns.

APPLICATION INFORMATION

Selecting the Input Capacitor

The input capacitor (C_{IN}) reduces the surge current drawn from the input supply as well as the switching noise from the device. C_{IN} impedance at the switching frequency (f_{SW}) must be below the input source impedance to prevent the high-frequency switching current from passing through to the input. Ceramic capacitors with X5R or X7R dielectrics are recommended for their low ESR and small temperature coefficients. A high-value capacitor is helpful for reducing V_{IN} ripple and noise. For most applications, two 22 μ F ceramic capacitors in parallel are sufficient. It is recommended to connect one capacitor to each VIN pin.

Setting the Output Current limit

If a resistor is connected between ISET and ground, then the output current limit (I_{OUT_LIM}) can be calculated using Equation (2):

$$I_{OUT_LIM}(A) = 0.2 \times \frac{40}{R_{ISET}(k\Omega)} \times \frac{1}{R_{ISEN}(\Omega)} \quad (2)$$

If ISET remains floating, then I_{OUT_LIM} can be calculated using Equation (3):

$$I_{OUT_LIM}(A) = \frac{0.2}{R_{ISEN}(\Omega)} \quad (3)$$

For example, if R_{ISET} is 80k Ω , then the trip voltage is 100mV. For improved accuracy, a 40k Ω to 80k Ω resistance is recommended to achieve a 200mV to 100mV current trip voltage.

Setting the Sense Resistor

The sensing resistor's power loss (P_{LOSS_RIFB}) can be calculated using Equation (4):

$$P_{LOSS_RIFB}(W) = \frac{V_{ITRIP}^2(V)}{R_{ISEN}(\Omega)} \quad (4)$$

To guarantee a current reference, the sensing resistor's nominal power rating is recommended to be two times the calculated power loss with at least a 1% accuracy resistor.

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For the best results, refer to Figure 2 and follow the guidelines below:

1. Place the input bypass capacitor as close as possible to the VIN, VCC, and GND pins.
2. Use a wide copper plane for the input, output, and ground connection to improve thermal performance.
3. Place as many GND vias near the output capacitor (C_{OUT}) and C_{IN} as possible to improve thermal performance.
4. Keep the sense resistor loop as short as possible.
5. Keep the current-sense feedback signal far away from noise sources.




Figure 2: Recommended PCB Layout

TYPICAL APPLICATION CIRCUIT






Figure 3: Typical Application Circuit

PACKAGE INFORMATION


QFN-19 (3mmx3mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

- 1) LAND PATTERNS OF PINS 2, 3, 10, 11, AND 12 HAVE THE SAME SHAPE.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

CARRIER INFORMATION



Part Number	Package Description	Quantity/ Reel	Quantity/ Tube	Quantity/ Tray	Reel Diameter	Carrier Tape Width	Carrier Tape Pitch
MP6619LGQ-Z	QFN-19 (3mmx3mm)	5000	N/A	N/A	13in	12mm	8mm

REVISION HISTORY

Revision #	Revision Date	Description	Pages Updated
1.0	5/20/2022	Initial Release	-

Notice: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.