

CHIPLINK P-Channel Enhancement Mode MOSFET

Description

The LX3415KS uses advanced trench technology to provide excellent RDS(ON), low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a load switch applications.


Features

- $V_{DS} = -20V$, $I_D = -4.1A$
 $R_{DS(ON)typ} = 21m\Omega @ V_{GS} = -4.5V$
 $R_{DS(ON)typ} = 27m\Omega @ V_{GS} = -2.5V$
 ESD protected 2KV
- Low Gate Charge
- ESD Protection
- Termination is Lead-free and RoHS Compliant




Applications

- Battery Isolation
- Load Switch
- Electronic Cigarette



Schematic Diagram



SOT23 Package

Maximum Ratings

($T_A = 25^\circ C$, unless otherwise noted)

PARAMETER	SYMBOL	MAX	UNIT
Drain-Source Voltage	V_{DS}	-20	V
Gate-Source Voltage	V_{GS}	± 10	V
Continuous Drain Current	I_D	-4.1	A
Pulsed Drain Current ^C	I_{DM}	-20	A
Maximum Power Dissipation ^B	P_D	0.88	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristic

PARAMETER	SYMBOL	MAX	UNIT
Thermal Resistance, Junction-to-Ambient ^A	R _{θJA}	280	°C/W







Electrical Characteristics






 (T_A = 25°C, unless otherwise specified)







PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = -250μA	-20			V
Gate-Threshold Voltage	V _{th(GS)}	V _{DS} = V _{GS} , I _D = -250μA	-0.4	-0.7	-1	V
Gate-body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±10V			±10	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -20V, V _{GS} = 0V			-1	μA
Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -4.1A		21	32	mΩ
		V _{GS} = -2.5V, I _D = -3A		27	41	mΩ
Forward Transconductance	g _{FS}	V _{DS} = -5V, I _D = -2A		20		s
Dynamic Characteristics						
Input Capacitance	C _{iss}	V _{DS} = -10V, V _{GS} = 0V, F = 1MHz		922		pF
Output Capacitance	C _{oss}			88		
Reverse Transfer Capacitance	C _{rss}			76		
Switching Capacitance						
Turn-On Delay Time	t _{d(on)}	V _{DS} = -10V, V _{GS} = -4.5V, R _L = 2.22Ω, R _G = 3Ω		13		ns
Turn-On Rise Time	t _r			10		ns
Turn-Off Delay Time	t _{d(off)}			78		ns
Turn-Off Fall Time	t _f			32		ns
Total Gate Charge	Q _g	V _{DS} = -10V, I _D = -4A, V _{GS} = -4.5V		11.5		nC
Gate-Source Charge	Q _{gs}			1.3		nC
Gate-Drain Charge	Q _{gd}			2		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V _{GS} = 0V, I _S = -1A			-1	V


Notes:

- A. The value of R_{θJA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C. The value in any given application depends on the user's specific board design.
- B. The power dissipation PD is based on T_{J(MAX)} = 150°C, using ≤ 10s junction-to-ambient thermal resistance.
- C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)} = 150°C. Ratings are based on low frequency and duty cycles to keep initial TJ = 25°C.
- D. The static characteristics in Figures 1 to 6 are obtained using < 300μs pulses, duty cycle 0.5% max.
- E. These curves are based on the junction-to-ambient thermal impedance which is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J(MAX)} = 150°C. The SOA curve provides a single pulse rating.

Typical Electrical and Thermal Characteristics

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics

Figure 3. On-Resistance vs. Drain Current and Gate Voltage

Figure 4. On-Resistance vs. Junction Temperature

Figure 5. On-Resistance vs. Gate-Source Voltage

Figure 6. Body-Diode Characteristics


Figure 7. Gate-Charge Characteristics

Figure 8. Capacitance Characteristics

Figure 9. Maximum Forward Biased Safe Operating Area

Figure 10. Single Pulse Power Rating Junction-to-Ambient

Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit and Waveform

Figure 12. Gate Charge Test Circuit

Figure 13. Gate Charge Waveform

Figure 14. Resistive Switching Test Circuit

Figure 15. Resistive Switching Waveforms

Figure 16. Diode Recovery Test Circuit

Figure 17. Diode Recovery Waveforms

SOT-23 Package Information


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP.		0.037 TYP.	
e1	1.800	2.000	0.071	0.079
L	0.550 REF.		0.022 REF.	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET.
APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
ARE NOT AUTHORIZED.

CHIPLINK DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES
OF ITS PRODUCTS.

THIS DOCUMENT SUPERSEDES AND REPLACES ALL INFORMATION PREVIOUSLY SUPPLIED.

CHIPLINK RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND
RELIABILITY WITHOUT NOTICE.