


Features


- Enhancement mode
- 100% Avalanche tested, 100% Rg tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses
- AEC-Q101 Compliant

V_{DS}	100	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	25	mΩ
$I_D(\text{Silicon limited})$	38	A

PDFN5x6



Part ID	Package Type	Marking	Packing
VSP025N10HS-IG	PDFN5x6	025N10H	3000pcs/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage		100	V
V_{GS}	Gate-source voltage		± 25	V
I_S	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$	38	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	38	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	27	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	100	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	6.3	A
		$T_A = 70^\circ\text{C}$	5.3	A
E_{AS}	Maximum avalanche energy, single pulsed ②		56	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	115	W
		$T_C = 100^\circ\text{C}$	58	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	3.1	W
		$T_A = 70^\circ\text{C}$	2.2	W
T_J, T_{STG}	Operating junction and storage temperature range		-55 to 175	$^\circ\text{C}$

Thermal characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case ⑤	1.1	1.3	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⑥	40	48	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _J =25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =250μA	100	--	--	V
IDSS	Zero gate voltage drain current(T _J =25°C)	V _{DS} =100V,V _{GS} =0V	--	--	1	μA
	Zero gate voltage drain current(T _J =125°C)⑦	V _{DS} =100V,V _{GS} =0V	--	--	100	μA
IGSS	Gate-body leakage current	V _{GS} =±25V,V _{DS} =0V	--	--	±100	nA
VGS(th)	Gate threshold voltage	V _{DS} =V _{GS} ,I _D =250μA	2.5	3	3.5	V
RDS(on)	Drain-source on-state resistance ⑧	V _{GS} =10V, I _D =30A	--	25	31	mΩ
		T _J =100°C ⑦	--	42	--	mΩ
GFS	Forward transconductance	V _{DS} =5V, I _D =30A	--	25	--	S
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
Ciss	Input capacitance ⑦	V _{DS} =50V,V _{GS} =0V, f=1MHz	--	2150	--	pF
Coss	Output capacitance ⑦		--	110	--	pF
Crss	Reverse transfer capacitance ⑦		--	65	--	pF
Rg	Gate resistance	f=1MHz	--	2.8	--	Ω
Qg	Total gate charge ⑦	V _{DS} =50V,I _D =30A, V _{GS} =10V	--	38	--	nC
Qgs	Gate-source charge ⑦		--	11	--	nC
Qgd	Gate-drain charge ⑦		--	10	--	nC
Switching Characteristics ⑦						
Td(on)	Turn-on delay time	V _{DD} =50V, I _D =30A, R _G =3Ω, V _{GS} =10V	--	9.7	--	ns
Tr	Turn-on rise time		--	31	--	ns
Td(off)	Turn-off delay time		--	28	--	ns
Tf	Turn-off fall time		--	18	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
VSD	Forward on voltage	I _{SD} =30A,V _{GS} =0V	--	0.85	1	V
Trr	Reverse recovery time ⑦	V _{DD} =50V I _{sd} =30A, V _{GS} =0V	--	28	--	ns
Qrr	Reverse recovery charge ⑦	I _{sd} =30A, V _{GS} =0V di/dt=100A/μs	--	37	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 15A, V_{GS}=10V; 100% FT tested at L = 0.5mH, I_{AS} = 12A.
- ③ The power dissipation P_d is based on T_J(max), using junction-to-case thermal resistance RθJC.
- ④ The power dissipation P_{dsm} is based on T_J(max), using junction-to-ambient thermal resistance RθJA.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical output characteristics




Fig2. Typical output characteristics




Fig3. Typical output characteristics




Fig4. Typical transfer characteristics




Fig5. Typical normalized on-resistance Vs. T_j




Fig6. Typical on resistance Vs gate-source voltage

Typical Characteristics




Fig7. Typical On Resistance Vs Drain Current




Fig8. Typical Drain-to-Source Leakage Current Vs Voltage




Fig9. Typical Source-Drain Diode Forward Voltage




Fig10. Maximum Safe Operating Area




Fig11. Typical Capacitance Vs Drain-Source Voltage




Fig12. Typical Gate Charge Vs Gate-Source Voltage

Typical Characteristics




Fig13. Power Dissipation Vs. Case Temperature




Fig14. Maximum Drain Current Vs. Case Temperature




Fig15. Typical $V(BR)_{DSS}$ Vs T_j




Fig16. Typical $V_{GS(TH)}$ Gate -Source Voltage Vs T_j




Fig17. Maximum Avalanche Energy Vs Temperature

Typical Characteristics




Fig18 . Normalized Maximum Transient Thermal Impedance




Fig19. Unclamped Inductive Test Circuit and waveforms





Fig20. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (025N10H)

3rd line: Date code (ⓈXXXYYWW)


Ⓢ: Fixed printing

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5x6 Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71

Notes:

- 1.Refer to JEDEC MO-240 variation AA.
- 2.Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3.Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.