


## 具有轻负载效率的 LV14360 60V、3A 降压转换器

### 1 特性

- 4.3V 至 60V 输入范围
- 3A 持续输出电流
- $300\mu\text{A}$  工作静态电流
- $155\text{m}\Omega$  高侧 MOSFET
- 电流模式控制
- 可调节开关频率范围：200kHz 至 2 MHz
- 与外部时钟频率同步
- 内置补偿功能，便于使用
- 支持高占空比运行
- 精密使能输入
- $1\mu\text{A}$  关断电流
- 过热保护、过压保护和短路保护
- 带 PowerPAD™ 的 8 引脚 HSOIC 封装

### 2 应用

- 工业电源
- 通信设备和数据通信模块
- 通用宽  $V_{IN}$  稳压



### 3 描述


LV14360 是一款具有集成型高侧 MOSFET 的 60V、3A 降压稳压器。该器件具有 4.3V 至 60V 的宽输入范围，适用于从工业到汽车各类应用中非稳压电源的电源调节。该稳压器在睡眠模式下的静态电流为  $300\mu\text{A}$ ，非常适合电池供电型系统。它在关断模式下具有  $1\mu\text{A}$  的超低电流，可进一步延长电池使用寿命。该稳压器的可调开关频率范围较宽，这使得效率或外部元件尺寸能够得到优化。内部环路补偿意味着用户不用承担设计环路补偿组件的枯燥工作。并且还能够以最大限度减少器件的外部元件数。精密使能输入简化了稳压器控制和系统电源排序。此外，该器件还内置多种保护特性：逐周期电流限制保护、应对功耗过大的热感测和热关断保护、以及输出过压保护。

LV14360 采用带有外露焊盘的 8 引脚  $4.89\text{mm} \times 3.9\text{mm}$  HSOIC 封装，用于实现低热阻。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 ( 标称值 )
LV14360	HSOIC	$4.89\text{mm} \times 3.9\text{mm}$

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 [www.ti.com](http://www.ti.com)，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: [SNVSAZ1](http://SNVSAZ1)

## Table of Contents

<b>1 特性</b>	<b>1</b>	8.3 Feature Description.....	<b>10</b>
<b>2 应用</b>	<b>1</b>	8.4 Device Functional Modes.....	<b>16</b>
<b>3 描述</b>	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>18</b>
<b>4 Revision History</b>	<b>2</b>	9.1 Application Information.....	<b>18</b>
<b>5 Device Comparison Table</b>	<b>2</b>	9.2 Typical Application.....	<b>18</b>
<b>6 Pin Configuration and Functions</b>	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>24</b>
Pin Functions.....	<b>3</b>	<b>11 Layout</b> .....	<b>24</b>
<b>7 Specifications</b>	<b>4</b>	11.1 Layout Guidelines.....	<b>24</b>
7.1 Absolute Maximum Ratings.....	<b>4</b>	11.2 Layout Example.....	<b>25</b>
7.2 ESD Ratings.....	<b>4</b>	<b>12 Device and Documentation Support</b> .....	<b>26</b>
7.3 Recommended Operating Conditions.....	<b>4</b>	12.1 接收文档更新通知.....	<b>26</b>
7.4 Thermal Information.....	<b>5</b>	12.2 支持资源.....	<b>26</b>
7.5 Electrical Characteristics.....	<b>5</b>	12.3 Trademarks.....	<b>26</b>
7.6 Switching Characteristics.....	<b>6</b>	12.4 术语表.....	<b>26</b>
7.7 Typical Characteristics.....	<b>7</b>	12.5 静电放电警告.....	<b>26</b>
<b>8 Detailed Description</b>	<b>9</b>	<b>13 Mechanical, Packaging, and Orderable</b>	
8.1 Overview.....	<b>9</b>	Information.....	<b>26</b>
8.2 Functional Block Diagram.....	<b>10</b>		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision * (August 2017) to Revision A (September 2020)</b>		<b>Page</b>
• 首次公开发布.....		<b>1</b>
• 更新了整个文档中的表格、图和交叉参考的编号格式.....		<b>1</b>

## 5 Device Comparison Table

PART NUMBER	FEATURE
LV14360P	Power Good
LV14360S	Soft start

## 6 Pin Configuration and Functions




图 6-1. DDA Package 8-Pin HSOIC Top View

### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	BOOT	P	Bootstrap capacitor connection for high-side MOSFET driver. Connect a high quality 0.1- $\mu$ F capacitor from BOOT to SW.
2	VIN	P	Connect to power supply and bypass capacitors $C_{IN}$ . Path from VIN pin to high frequency bypass $C_{IN}$ and GND must be as short as possible.
3	EN	A	Enable pin with internal pullup current source. Pull below 1.2 V to disable. Float or connect to VIN to enable. Adjust the input undervoltage lockout with two resistors (see <a href="#">#8.3.6</a> ).
4	RT/SYNC	A	Resistor timing or external clock input. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled, and the operating mode returns to frequency programming by resistor.
5	FB	A	Feedback input pin, connect to the feedback divider to set $V_{OUT}$ . Do not short this pin to ground during operation.
6	SS or PGOOD	A	SS pin for soft-start version, connect to a capacitor to set soft-start time. The PGOOD pin for power-good version, open-drain output for power-good flag, use a 10-k $\Omega$ to 100-k $\Omega$ pullup resistor to logic rail or other DC voltage no higher than 7 V.
7	GND	G	System ground pin
8	SW	P	Switching output of the regulator. Internally connected to high-side power MOSFET. Connect to power inductor.
9	Thermal Pad	G	Major heat dissipation path of the die. Must be connected to ground plane on PCB.

(1) A = Analog, P = Power, G = Ground

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltages	VIN, EN to GND	-0.3	65	V
	BOOT to GND	-0.3	71	
	SS to GND	-0.3	5	
	FB to GND	-0.3	7	
	RT/SYNC to GND	-0.3	3.6	
	PGOOD to GND	-0.3	7	
Output voltages	BOOT to SW		6.5	V
	SW to GND	-3	65	
Junction temperature, $T_J$		-40	150	$^{\circ}\text{C}$
Storage temperature, $T_{\text{stg}}$		-65	150	$^{\circ}\text{C}$

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM) <sup>(1)</sup>	±2000
		Charged-device model (CDM) <sup>(2)</sup>	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Buck regulator	VIN	4.3	60	V
	VOUT	0.8	50	
	BOOT		66	
	SW	-1	60	
	FB	0	5	
Control	EN	0	60	V
	RT/SYNC	0	3.3	
	SS	0	3	
	PGOOD to GND	0	5	
Frequency	Switching frequency range at RT mode	200	2000	kHz
	Switching frequency range at SYNC mode	250	2000	
Temperature	Operating junction temperature, $T_J$	-40	125	$^{\circ}\text{C}$

(1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see [#7.5](#).

## 7.4 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		LV14360	UNIT
		DDA (HSOIC)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.5	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	9.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	25.4	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	56.1	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	3.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.5	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

(2) Power rating at a specific ambient temperature  $T_A$  should be determined with a maximum junction temperature ( $T_J$ ) of 125°C (see [#7.3](#)).

## 7.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise specified, the following conditions apply:  $V_{IN} = 4.3\text{ V}$  to  $60\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY (VIN PIN)</b>					
$V_{IN}$	Operation input voltage	4.3	60		V
UVLO	Under voltage lockout thresholds	3.8	4	4.2	V
	Hysteresis		285		mV
$I_{SHDN}$	Shutdown supply current	$V_{EN} = 0\text{ V}$ , $T_A = 25^{\circ}\text{C}$ , $4.3\text{ V} \leq V_{IN} \leq 60\text{ V}$	1	3	$\mu\text{A}$
$I_Q$	Operating quiescent current (non- switching)	$V_{FB} = 1\text{ V}$ , $T_A = 25^{\circ}\text{C}$	300		$\mu\text{A}$
<b>ENABLE (EN PIN)</b>					
$V_{EN\_TH}$	EN Threshold Voltage	1.05	1.20	1.38	V
$I_{EN\_PIN}$	EN PIN current	- 4.6			$\mu\text{A}$
	Enable threshold 50 mV	- 1			
$I_{EN\_HYS}$	EN hysteresis current	- 3.6			$\mu\text{A}$
<b>SOFT START</b>					
$I_{SS}$	SS pin current	For external soft-start version only, $T_A = 25^{\circ}\text{C}$	- 3		$\mu\text{A}$
$t_{ss}$	Internal soft-start time	For power-good version only, 10% to 90% of FB voltage	4		ms
<b>POWER GOOD (PGOOD PIN)</b>					
$V_{PG\_UV}$	Power-good flag under voltage tripping threshold	POWER GOOD (% of FB voltage)	94%		
		POWER BAD (% of FB voltage)	92%		
$V_{PG\_OV}$	Power-good flag over voltage tripping threshold	POWER BAD (% of FB voltage)	109%		
		POWER GOOD (% of FB voltage)	107%		
$V_{PG\_HYS}$	Power-good flag recovery hysteresis	% of FB voltage	2%		
$I_{PG}$	PGOOD leakage current at high level output	$V_{PULLUP} = 5\text{ V}$	10	200	nA
$V_{PG\_LOW}$	PGOOD low level output voltage	$I_{PULLUP} = 1\text{ mA}$	0.1		V
$V_{IN\_PG\_MIN}$	Minimum $V_{IN}$ for valid PGOOD output	$V_{PULLUP} < 5\text{ V}$ at $I_{PULLUP} = 100\text{ }\mu\text{A}$	1.6	1.95	V

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise specified, the following conditions apply:  $V_{IN} = 4.3\text{ V}$  to  $60\text{ V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VOLTAGE REFERENCE (FB PIN)</b>					
$V_{FB}$	$T_J = 25^{\circ}\text{C}$	0.746	0.75	0.754	V
	$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	0.735	0.75	0.765	V
<b>HIGH-SIDE MOSFET</b>					
$R_{DS\_ON}$	On-resistance	$V_{IN} = 12\text{ V}$ , BOOT to SW = $5.8\text{ V}$		155	$320\text{ m}\Omega$
<b>HIGH-SIDE MOSFET CURRENT LIMIT</b>					
$I_{LIMIT}$	Current limit	$V_{IN} = 12\text{ V}$ , $T_A = 25^{\circ}\text{C}$ , Open Loop		3.8	4.75
<b>THERMAL PERFORMANCE</b>					
$T_{SHDN}$	Thermal shutdown threshold			170	$^{\circ}\text{C}$
$T_{HYS}$	Hysteresis			12	







## 7.6 Switching Characteristics

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SW}$	Switching frequency	$R_T = 11.5\text{ k}\Omega$		1912	$\text{kHz}$
	Switching frequency range at SYNC mode			250	
$V_{SYNC\_HI}$	SYNC clock high level threshold			1.7	$\text{V}$
$V_{SYNC\_LO}$	SYNC clock low level threshold			0.5	
$T_{SYNC\_MIN}$	Minimum SYNC input pulse width	Measured at 500 kHz, $V_{SYNC\_HI} > 3\text{ V}$ , $V_{SYNC\_LO} < 0.3\text{ V}$		30	ns
$T_{LOCK\_IN}$	PLL lock in time	Measured at 500 kHz		100	$\mu\text{s}$
$T_{ON\_MIN}$	Minimum controllable on time	$V_{IN} = 12\text{ V}$ , BOOT to SW = $5.8\text{ V}$ , $I_{Load} = 1\text{ A}$		100	ns
$D_{MAX}$	Maximum duty cycle	$f_{SW} = 200\text{ kHz}$		90%	

## 7.7 Typical Characteristics

Unless otherwise specified the following conditions apply:  $V_{IN} = 24$  V,  $f_{SW} = 500$  KHz,  $L = 8.2 \mu\text{H}$ ,  $C_{OUT} = 2 \times 47 \mu\text{F}$ ,  $T_A = 25^\circ\text{C}$ .






图 7-7. Dropout Curve




图 7-8. Voltage Reference vs Junction Temperature




图 7-9. High-Side Current Limit vs Junction Temperature




图 7-10. UVLO Threshold

## 8 Detailed Description


### 8.1 Overview

The LV14360 regulator is an easy-to-use step-down DC-DC converter that operates from a 4.3-V to 60-V supply voltage. The device integrates a 155-m $\Omega$  (typical) high-side MOSFET and is capable of delivering up to 3-A DC load current with exceptional efficiency and thermal performance in a very small solution size. The operating current is typically 300  $\mu$ A under no load condition (not switching). When the device is disabled, the supply current is typically 1  $\mu$ A. An extended family is available in 1-A and 2-A load options in pin-to-pin compatible packages.

The LV14360 implements constant frequency peak current mode control with sleep mode at light load to achieve high efficiency. The device is internally compensated, which reduces design time, and requires fewer external components. The switching frequency is programmable from 200 kHz to 2 MHz by an external resistor  $R_T$ . The LV14360 is also capable of synchronization to an external clock within the 250-kHz to 2 MHz frequency range, which allows the device to be optimized to fit small board space at higher frequency, or high efficient power conversion at lower frequency.

Other features are included for more comprehensive system requirements, including precision enable, adjustable soft-start time, and approximate 90% duty cycle by BOOT capacitor recharge circuit. These features provide a flexible and easy-to-use platform for a wide range of applications. Protection features include over temperature shutdown,  $V_{OUT}$  overvoltage protection (OVP),  $V_{IN}$  undervoltage lockout (UVLO), cycle-by-cycle current limit, and short-circuit protection with frequency foldback.


## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Fixed Frequency Peak Current Mode Control

The following operating description of the LV14360 refers to [节 8.2](#) and to the waveforms in [图 8-1](#). The LV14360 output voltage is regulated by turning on the high-side N-MOSFET with controlled ON time. During high-side switch ON time, the SW pin voltage swings up to approximately  $V_{IN}$ , and the inductor current  $i_L$  increases with linear slope  $(V_{IN} - V_{OUT}) / L$ . When the high-side switch is off, inductor current discharges through a freewheel diode with a slope of  $-V_{OUT} / L$ . The control parameter of buck converter is defined as Duty Cycle  $D = t_{ON} / T_{SW}$ , where  $t_{ON}$  is the high-side switch ON-time and  $T_{SW}$  is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle  $D$ . In an ideal Buck converter, where losses are ignored,  $D$  is proportional to the output voltage and inversely proportional to the input voltage:  $D = V_{OUT} / V_{IN}$ .



**图 8-1. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)**

The LV14360 employs fixed frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. The regulator operates with fixed switching frequency at normal load condition. At very light load, the LV14360 operates in sleep mode to maintain high efficiency and switching frequency will decrease with reduced load current.

### 8.3.2 Slope Compensation

The LV14360 adds a compensating ramp to the MOSFET switch current sense signal. This slope compensation prevents subharmonic oscillations at duty cycles greater than 50%. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

### 8.3.3 Sleep Mode

The LV14360 operates in sleep mode at light load currents to improve efficiency by reducing switching and gate-drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the current threshold of 300 mA, the device enters sleep mode. The sleep-mode current threshold is the peak switch current level corresponding to a nominal internal COMP voltage of 400 mV.

When in sleep mode, the internal COMP voltage is clamped at 400 mV and the high-side MOSFET is inhibited, and the device draws only 300  $\mu$  A (typical) input quiescent current. Since the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the internal COMP voltage. The high-side MOSFET is enabled and switching resumes when the error amplifier lifts internal COMP voltage above 400 mV. The output voltage recovers to the regulated value, and internal COMP voltage eventually falls below the sleep-mode threshold at which time the device again enters sleep mode.

### 8.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)

The LV14360 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1  $\mu$  F. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or greater for stable performance over temperature and voltage.

When operating with a low voltage difference from input to output, the high-side MOSFET of the LV14360 operates at approximate 90% duty cycle. When the high-side MOSFET is continuously on for five or six switching cycles (five or six switching cycles for frequency lower than 1 MHz, and 10 or 11 switching cycles for frequency higher than 1 MHz) and the voltage from BOOT to SW drops below 3.2 V, the high-side MOSFET is turned off and an integrated low-side MOSFET pulls SW low to recharge the BOOT capacitor.

Since the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle of the switching regulator can be high, approaching 90%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side diode voltage, and the printed circuit board resistance.

### 8.3.5 Adjustable Output Voltage

The internal voltage reference produces a precise 0.75 V (typical) voltage reference over the operating temperature range. The output voltage is set by a resistor divider from output voltage to the FB pin. It is recommended to use 1% tolerance or better and temperature coefficient of 100 ppm or less divider resistors. Select the low side resistor  $R_{FBB}$  for the desired divider current and use [方程式 1](#) to calculate high-side  $R_{FBT}$ . Larger value divider resistors are good for efficiency at light load. However, if the values are too high, the regulator will be more susceptible to noise and voltage errors from the FB input current may become noticeable.  $R_{FBB}$  in the range from 10 k $\Omega$  to 100 k $\Omega$  is recommended for most applications.




图 8-2. Output Voltage Setting

$$R_{FBT} = \frac{V_{OUT} - 0.75}{0.75} \times R_{FBB} \quad (1)$$

### 8.3.6 Enable and Adjustable Undervoltage Lockout

The LV14360 is enabled when the VIN pin voltage rises above 4 V (typical) and the EN pin voltage exceeds the enable threshold of 1.2 V (typical). The LV14360 is disabled when the VIN pin voltage falls below 3.715 V (typical) or when the EN pin voltage is below 1.2 V. The EN pin has an internal pullup current source (typically  $I_{EN} = 1 \mu A$ ) that enables operation of the LV14360 when the EN pin is floating.

Many applications will benefit from the employment of an enable divider  $R_{ENT}$  and  $R_{ENB}$  in [图 8-3](#) to establish a precision system UVLO level for the stage. System UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery. An external logic signal can also be used to drive EN input for system sequencing and protection.

When EN terminal voltage exceeds 1.2 V, an additional hysteresis current (typically  $I_{HYS} = 3.6 \mu A$ ) is sourced out of EN terminal. When the EN terminal is pulled below 1.2 V,  $I_{HYS}$  current is removed. This additional current facilitates adjustable input voltage UVLO hysteresis. Use [方程式 2](#) and [方程式 3](#) to calculate  $R_{ENT}$  and  $R_{ENB}$  for desired UVLO hysteresis voltage.




图 8-3. System UVLO By Enable Dividers

$$R_{ENT} = \frac{V_{START} - V_{STOP}}{I_{HYS}} \quad (2)$$

$$R_{ENB} = \frac{V_{EN}}{\frac{V_{START} - V_{EN}}{R_{ENT}} + I_{EN}} \quad (3)$$

where

- $V_{START}$  is the desired voltage threshold to enable LV14360
- $V_{STOP}$  is the desired voltage threshold to disable device
- $I_{EN} = 1 \mu A$
- $I_{HYS} = 3.6 \mu A$ , typically

### 8.3.7 External Soft Start

The LV14360S has an external soft-start pin for programmable output ramp up time. The soft-start feature is used to prevent inrush current impacting the LV14360 and its load when power is first applied. The soft-start time can be programmed by connecting an external capacitor  $C_{SS}$  from SS pin to GND. An internal current source (typically  $I_{SS} = 3 \mu A$ ) charges  $C_{SS}$  and generates a ramp from 0 V to  $V_{REF}$ . The soft-start time can be calculated by [方程式 4](#):

$$t_{SS}(\text{ms}) = \frac{C_{SS}(\text{nF}) \times V_{REF}(\text{V})}{I_{SS}(\mu\text{A})} \quad (4)$$

The internal soft start resets while device is disabled or in thermal shutdown.

### 8.3.8 Switching Frequency and Synchronization (RT/SYNC)

The switching frequency of the LV14360 can be programmed by the resistor  $RT$  from the RT/SYNC pin and GND pin. The RT/SYNC pin cannot be left floating or shorted to ground. To determine the timing resistance for a given switching frequency, use [方程式 5](#) or the curve in [图 8-4](#). 表 8-1 gives typical  $RT$  values for a given  $f_{SW}$ .

$$R_T(\text{k}\Omega) = 42904 \times f_{SW}(\text{kHz})^{-1.088} \quad (5)$$




图 8-4. RT vs Frequency Curve

表 8-1. Typical Frequency Setting RT Resistance

$f_{SW}$ (kHz)	$R_T$ (kΩ)
200	133
350	73.2

表 8-1. Typical Frequency Setting RT Resistance (continued)

$f_{SW}$ (kHz)	$R_T$ (k $\Omega$ )
500	49.9
750	32.4
1000	23.2
1500	15.0
1912	11.5
2000	11

The LV14360 switching action can also be synchronized to an external clock from 250 kHz to 2 MHz. Connect a square wave to the RT/SYNC pin through either circuit network shown in [图 8-5](#). Internal oscillator is synchronized by the falling edge of external clock. The recommendations for the external clock include: high level no lower than 1.7 V, low level no higher than 0.5 V, and have a pulse width greater than 30 ns. When using a low impedance signal source, the frequency setting resistor  $R_T$  is connected in parallel with an AC coupling capacitor  $C_{COUP}$  to a termination resistor  $R_{TERM}$  (for example, 50  $\Omega$ ). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10-pF ceramic capacitor can be used for  $C_{COUP}$ . [图 8-6](#), [图 8-7](#), and [图 8-8](#) show the device synchronized to an external system clock.




图 8-5. Synchronizing to an External Clock




图 8-6. Synchronizing in CCM




图 8-7. Synchronizing in DCM




图 8-8. Synchronizing in Sleep Mode

方程式 6 计算最大开关频率限制，由最小可控的开关时间及输入到输出的步降比决定。将开关频率设置为高于此值时，调节器将跳过开关脉冲以实现最大输入电压时所需的低占空比。

$$f_{SW(max)} = \frac{1}{t_{ON}} \times \left( \frac{I_{OUT} \times R_{IND} + V_{OUT} + V_D}{V_{IN\_MAX} - I_{OUT} \times R_{DS\_ON} + V_D} \right) \quad (6)$$

where

- $I_{OUT}$  = Output current
- $R_{IND}$  = Inductor series resistance
- $V_{IN\_MAX}$  = Maximum input voltage
- $V_{OUT}$  = Output voltage
- $V_D$  = Diode voltage drop
- $R_{DS\_ON}$  = High-side MOSFET switch on resistance
- $t_{ON}$  = Minimum on-time

### 8.3.9 Power Good (PGOOD)

The LV14360P has a built-in power-good flag shown on the PGOOD pin to indicate whether the output voltage is within its regulation level. The PGOOD signal can be used for start-up sequencing of multiple rails or fault protection. The PGOOD pin is an open-drain output that requires a pullup resistor to an appropriate DC voltage. Voltage seen by the PGOOD pin must never exceed 7 V. A resistor divider pair can be used to divide the voltage down from a higher potential. A typical range of pullup resistor value is 10 kΩ to 100 kΩ.

Refer to 图 8-9. When the FB voltage is within the power-good band, +7% above and -6% below the internal reference  $V_{REF}$  typically, the PGOOD switch is turned off, and the PGOOD voltage is pulled up to the voltage level defined by the pullup resistor or divider. When the FB voltage is outside of the tolerance band, +9% above or -8% below  $V_{REF}$  typically, the PGOOD switch is turned on, and the PGOOD pin voltage is pulled low to indicate power bad.




图 8-9. Power-Good Flag

### 8.3.10 Overcurrent and Short-Circuit Protection

The LV14360 is protected from overcurrent condition by cycle-by-cycle current limiting on the peak current of the high-side MOSFET. High-side MOSFET overcurrent protection is implemented by the nature of the peak current mode control. The high-side switch current is compared to the output of the error amplifier (EA) minus slope compensation every switching cycle. See [# 8.2](#) for more details. The peak current of the high-side switch is limited by a clamped maximum peak current threshold which is constant. Thus, the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The LV14360 also implements a frequency foldback to protect the converter in severe overcurrent or short conditions. The oscillator frequency is divided by two, four, and eight as the FB pin voltage decrease to 75%, 50%, 25% of  $V_{REF}$ . The frequency foldback increases the off-time by increasing the period of the switching cycle, so that it provides more time for the inductor current to ramp down and leads to a lower average inductor current. Lower frequency also means lower switching loss. Frequency foldback reduces power dissipation and prevents overheating and potential damage to the device.

### 8.3.11 Overvoltage Protection

The LV14360 employs an output overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. The OVP feature minimizes output overshoot by turning off the high-side switch immediately when FB voltage reaches to the rising OVP threshold, which is nominally 109% of the internal voltage reference  $V_{REF}$ . When the FB voltage drops below the falling OVP threshold which is nominally 107% of  $V_{REF}$ , the high-side MOSFET resumes normal operation.

### 8.3.12 Thermal Shutdown

The LV14360 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C (typical). The high-side MOSFET stops switching when thermal shutdown activates. Once the die temperature falls below 158°C (typical), the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

## 8.4 Device Functional Modes

### 8.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the LV14360. When  $V_{EN}$  is below 1 V, the device is in shutdown mode. The switching regulator is turned off and the quiescent current drops to 1  $\mu$ A, typically. The LV14360 also employs UVLO protection. If  $V_{IN}$  voltage is below the UVLO level, the regulator is turned off.

### 8.4.2 Active Mode

The LV14360 is in active mode when  $V_{EN}$  is above the precision enable threshold and  $V_{IN}$  is above its UVLO level. The simplest way to enable the LV14360 is to connect the EN pin to VIN pin. This allows self start-up when the input voltage is in the operation range: 4.3 V to 60 V. See [# 8.3.6](#) for details on setting these operating levels.

In active mode, depending on the load current, the LV14360 is in one of three modes:

1. Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple
2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation
3. Sleep-mode when internal COMP voltage drop to 400 mV at very light load

#### 8.4.3 CCM Mode

CCM operation is employed in the LV14360 when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple will be at a minimum in this mode and the maximum output current of 3 A can be supplied by the LV14360.

#### 8.4.4 Light Load Operation

When the load current is lower than half of the peak-to-peak inductor current in CCM, the LV14360 operates in DCM. At even lighter current loads, sleep mode is activated to maintain high efficiency operation by reducing switching and gate-drive losses.

## 9 Application and Implementation

### 备注

以下应用部分的信息不属于 TI 组件规范，TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

The LV14360 is a step-down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 3 A. The following design procedure can be used to select components for the LV14360. This section presents a simplified discussion of the design process.

### 9.2 Typical Application

The LV14360 only requires a few external components to convert from wide voltage range supply to a fixed output voltage. A schematic of 5-V / 3-A application circuit is shown in [图 9-1](#). The external components have to fulfill the needs of the application, but also the stability criteria of the device control loop.




图 9-1. Application Circuit, 5-V Output

#### 9.2.1 Design Requirements

This example details the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level:

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage, $V_{IN}$	7 V to 60 V, typical 24 V
Output voltage, $V_{OUT}$	5 V
Maximum output current $I_{O\_MAX}$	3 A
Transient response 0.3 A to 3 A	5%
Output voltage ripple	50 mV
Input voltage ripple	400 mV
Switching frequency $f_{SW}$	500 KHz

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Output Voltage Set-Point

The output voltage of LV14360 is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor  $R_{FBT}$  and bottom feedback resistor  $R_{FBB}$ . 方程式 7 is used to determine the output voltage:

$$R_{FBT} = \frac{V_{OUT} - 0.75}{0.75} \times R_{FBB} \quad (7)$$

Choose the value of  $R_{FBT}$  to be 100 k $\Omega$ . With the desired output voltage set to 5 V and the  $V_{FB} = 0.75$  V, the  $R_{FBB}$  value can then be calculated using 方程式 7. The formula yields to a value 17.65 k $\Omega$ . Choose the closest available value of 17.8 k $\Omega$  for  $R_{FBB}$ .

### 9.2.2.2 Switching Frequency

For desired frequency, use 方程式 8 to calculate the required value for  $R_T$ .

$$R_T(k\Omega) = 42904 \times f_{SW}(\text{kHz})^{-1.088} \quad (8)$$

For 500 KHz, the calculated  $R_T$  is 49.66 k $\Omega$ , and standard value 49.9 k $\Omega$  can be used to set the switching frequency at 500 KHz.

### 9.2.2.3 Output Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the RMS current. The inductance is based on the desired peak-to-peak ripple current  $\Delta i_L$ . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance  $L_{MIN}$ . Use 方程式 9 to calculate the minimum value of the output inductor.  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. A reasonable value of  $K_{IND}$  should be 20% to 40%. During an instantaneous short or overcurrent operation event, the RMS and peak inductor current can be high. The inductor current rating should be higher than current limit.

$$\Delta i_L = \frac{V_{OUT} \times (V_{IN\_MAX} - V_{OUT})}{V_{IN\_MAX} \times L \times f_{SW}} \quad (9)$$

$$L_{MIN} = \frac{V_{IN\_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}} \quad (10)$$

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load can be falsely triggered. It also generates more conduction loss since the RMS current is slightly higher. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal-to-noise ratio.

For this design example, choose  $K_{IND} = 0.4$ . The minimum inductor value is calculated to be 7.64  $\mu\text{H}$ , and a nearest standard value is chosen: 8.2  $\mu\text{H}$ . A standard 8.2-  $\mu\text{H}$  ferrite inductor with a capability of 3-A RMS current and 6-A saturation current can be used.

### 9.2.2.4 Output Capacitor Selection

Choose the output capacitor or capacitors,  $C_{OUT}$ , with care since it directly affects the steady state output voltage ripple, loop stability, and the voltage overshoot and undershoot during load current transients.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the equivalent series resistance (ESR) of the output capacitors:

$$\Delta V_{OUT\_ESR} = \Delta i_L \times ESR = K_{IND} \times I_{OUT} \times ESR \quad (11)$$

The other is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT\_C} = \frac{\Delta i_L}{8 \times f_{SW} \times C_{OUT}} = \frac{K_{IND} \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}} \quad (12)$$

The two components in the voltage ripple are not in-phase, so the actual peak-to-peak ripple is smaller than the sum of two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a fast large load increase happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The control loop of the regulator usually needs three or more clock cycles to respond to the output voltage droop. The output capacitance must be large enough to supply the current difference for three clock cycles to maintain the output voltage within the specified range. [方程式 13](#) shows the minimum output capacitance needed for specified output undershoot. When a sudden large load decrease happens, the output capacitors absorb energy stored in the inductor. The catch diode cannot sink current so the energy stored in the inductor results in an output voltage overshoot. [方程式 14](#) calculates the minimum capacitance required to keep the voltage overshoot within a specified range.

$$C_{OUT} > \frac{3 \times (I_{OH} - I_{OL})}{f_{SW} \times V_{US}} \quad (13)$$

$$C_{OUT} > \frac{I_{OH}^2 - I_{OL}^2}{(V_{OUT} + V_{OS})^2 - V_{OUT}^2} \times L \quad (14)$$

where

- $K_{IND}$  = Ripple ratio of the inductor ripple current ( $\Delta i_L / I_{OUT}$ )
- $I_{OL}$  = Low level output current during load transient
- $I_{OH}$  = High level output current during load transient
- $V_{US}$  = Target output voltage undershoot
- $V_{OS}$  = Target output voltage overshoot

For this design example, the target output ripple is 50 mV. Presuppose  $\Delta V_{OUT\_ESR} = \Delta V_{OUT\_C} = 50$  mV, and choose  $K_{IND} = 0.4$ . [方程式 11](#) yields ESR no larger than 41.7 mΩ and [方程式 12](#) yields  $C_{OUT}$  no smaller than 6 μF. For the target overshoot and undershoot range of this design,  $V_{US} = V_{OS} = 5\% \times V_{OUT} = 250$  mV.  $C_{OUT}$  can be calculated to be no smaller than 64.8 μF and 6.4 μF by [方程式 13](#) and [方程式 14](#), respectively. In summary, the most stringent criteria for the output capacitor is 100 μF. For this design example, two 47- μF, 16-V, X7R ceramic capacitors with 5-mΩ ESR are used in parallel.

### 9.2.2.5 Schottky Diode Selection

The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. The current rating for the diode should be equal to the maximum output current for best reliability in most applications. In cases where the input voltage is much greater than the output voltage, the average diode current is lower. In this case, it is possible to use a diode with a lower average current rating, approximately  $(1 - D) \times I_{OUT}$ , however, the peak current rating should be higher than the maximum load current. A 3-A rated diode is a good starting point.

### **9.2.2.6 Input Capacitor Selection**

The LV14360 device requires high frequency input decoupling capacitor or capacitors and a bulk input capacitor, depending on the application. The typical recommended value for the high frequency decoupling capacitor is 4.7  $\mu$  F to 10  $\mu$  F. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage rating is recommended. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. Additionally, some bulk capacitance can be required, especially if the LV14360 circuit is not located within approximately 5 cm from the input voltage source. This capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable or the trace. For this design, two 2.2-  $\mu$  F, X7R ceramic capacitors rated for 100 V are used. Use a 0.1-  $\mu$  F capacitor for high-frequency filtering and place it as close as possible to the device pins.

### **9.2.2.7 Bootstrap Capacitor Selection**

Every LV14360 design requires a bootstrap capacitor ( $C_{BOOT}$ ). The recommended capacitor is 0.1  $\mu$  F and rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

### 9.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN} = 24$  V,  $f_{SW} = 500$  KHz,  $L = 8.2$   $\mu$ H,  $C_{OUT} = 2 \times 47$   $\mu$ F,  $T_A = 25^\circ\text{C}$ .




图 9-2. Start-up by EN




图 9-3. Start-up By  $V_{IN}$




图 9-4. Sleep Mode




图 9-5. DCM Mode




图 9-6. CCM Mode




图 9-7. Load Transient




图 9-8. Output Short  
 $V_{OUT} = 5 \text{ V}$




图 9-9. Output Short Recovery  
 $V_{OUT} = 5 \text{ V}$

## 10 Power Supply Recommendations

The LV14360 is designed to operate from an input voltage supply range between 4.3 V and 60 V. This input supply should be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LV14360 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LV14360, additional bulk capacitance may be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47-  $\mu$  F or 100-  $\mu$  F electrolytic capacitor is a typical choice.

## 11 Layout

### 11.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

1. The feedback network, resistor  $R_{FBT}$  and  $R_{FBB}$ , should be kept close to the FB pin.  $V_{OUT}$  sense path away from noisy nodes and preferably through a layer on the other side of a shielding layer.
2. The input bypass capacitor  $C_{IN}$  must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD.
3. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.
4. Place the output capacitor,  $C_{OUT}$  close to the junction of L and the diode D. Keep the L, D, and  $C_{OUT}$  trace as short as possible to reduce conducted and radiated noise and increase overall efficiency.
5. The ground connection for the diode,  $C_{IN}$ , and  $C_{OUT}$  should be as small as possible and tied to the system ground plane in only one spot (preferably at the  $C_{OUT}$  ground point) to minimize conducted noise in the system ground plane.
6. For more detail on switching power supply layout considerations see [AN-1149 Layout Guidelines for Switching Power Supplies](#).

## 11.2 Layout Example




图 11-1. Layout

## 12 Device and Documentation Support

### 12.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.2 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

### 12.3 Trademarks

PowerPAD™ is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.4 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LV14360PDDAR	Active	Production	SO PowerPAD (DDA)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	14360P
LV14360PDDAR.B	Active	Production	SO PowerPAD (DDA)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	14360P
LV14360SDDAR	Active	Production	SO PowerPAD (DDA)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	14360S
LV14360SDDAR.B	Active	Production	SO PowerPAD (DDA)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	14360S

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a " ~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## PACKAGE OUTLINE

DDA0008B



## PowerPAD™ SOIC - 1.7 mm max height

## PLASTIC SMALL OUTLINE



4214849/A 08/2016

## NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

## EXAMPLE BOARD LAYOUT


DDA0008B

## PowerPAD™ SOIC - 1.7 mm max height

## PLASTIC SMALL OUTLINE



## LAND PATTERN EXAMPLE



## SOLDER MASK DETAILS

4214849/A 08/2016

#### NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87


4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



4202561/F 12/11

NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout  
Via pattern and copper pad size  
may vary depending on layout constraints



0,127mm Thick Stencil Design Example  
Reference table below for other  
solder stencil thicknesses  
(Note E)



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

4208951-6/D 04/12

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025, 德州仪器 (TI) 公司