

High-Efficiency 18V Input 3A Step-Down Converter Power Module with Integrated Inductor

General Description

SQ76103C1 is a high efficiency synchronous step-down DC-DC module capable of delivering 3A continuous current. It operates over an input voltage range from 4.7V to 18V and integrates the main switch, synchronous switch and inductor into a compact 2.8x3x1.5mm package.

Applications

- Server and data center
- Telecomm Boards
- General purpose POL

Features

- 4.7-18V input voltage range
- 0.8V to 5.4V adjustable output voltage
- 3A load current capability
- FCCM for small output voltage ripple
- Power Good indicator
- External programmable soft-start time to limit the inrush current
- Output over current protection with auto recovery
- Input UVLO
- Over temperature protection
- Compact Package: MQFN 2.8x3x8
- Height: 1.5mm max

Typical Application




Figure 1. Application Circuit





Figure 2. $V_{OUT}=3.3V$ Efficiency vs. Output Current

Ordering Information
Pinout (top view)

Ordering Part Number	Package Type	Top Mark
SQ76103C1ACE	QFN2.8x3-8 RoHS-Compliant and Halogen-Free	NA



Pin No	Pin Name	Pin Description
1	EN	Enable control pin. Pull high to turn on the device. Integrated with 400kΩ pull down resistor. This resistor is only active when V _{IN} is available.
2	VIN	Input pin.
3	GND	Ground pin.
4, 5	VOUT	Output pin. Decouple this pin to GND pin with at least 22μF*2 ceramic cap.
6	FB	Output Feedback Pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: V _{OUT} =0.8x(1+R _H /R _L).
7	PG	Power good indicator. Open drain output at PG OK status. Recommended pull-up resistor is 10kΩ-100kΩ
8	SS	Soft-start programming pin. Connect a capacitor from this pin to ground to program the soft-start time. If this pin is floating, soft-start time is about 370μs.
	Exposed Pad	This pad must be connected to GND.

Block Diagram




Figure 3. Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
VIN	-0.3	19	V
EN, PG, SS	-0.3	$V_{IN} + 0.3$	
FB, VOUT	-0.3	6	
Junction Temperature, Operating	-40	125	°C
Lead Temperature (Soldering, 10sec.)		260	
Storage Temperature	-55	125	

Thermal Information

Parameter (Note 2)	Typ	Unit
θ_{JA} Junction-to-Ambient Thermal Resistance	30	°C/W
Ψ_{JB} Junction-to-Board Thermal Resistance	17.1	
P_D Power Dissipation $T_A = 25^\circ\text{C}$	3.33	W

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
Input Voltage	4.7	18	V
Output Voltage	0.8	5.4	
Output Current	0	3	

Electrical Characteristics

($V_{IN} = 12V$, $V_o = 3.3V$, $I_o = 3A$, $C_o = 2 \times 22\mu F$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, typical values are at $T_J = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Specifications	Input Voltage Range	V_{IN}	4.7	4.5	18	V
	Input UVLO Rising Threshold		4.3	4.5	4.7	V
	Input UVLO falling Threshold		3.9	4.1	4.3	V
	Input Current with No Load		EN=high, $T_A = -40^{\circ}C$ to $85^{\circ}C$	18	22	27 mA
	Shutdown current		EN=low		2	5 μA
Output Specifications	Feedback reference voltage	V_{FB}	0.785	0.8	0.815	V
			$T_J = 0^{\circ}C$ to $85^{\circ}C$	0.788	0.8	0.812
	Load Regulation (Note4)		$V_{IN}=12V, T_A=-40^{\circ}C$ to $85^{\circ}C$, $I_o=0$ to 3A		± 1	%
	Line Regulation (Note 4)		$V_{IN}=5-18V, T_A=-40^{\circ}C$ to $85^{\circ}C$, $I_o=1.5A$		± 1	%
	Temperature Regulation (Note 4)		$V_{IN}=12V, T_A=-40^{\circ}C$ to $85^{\circ}C$, $I_o=1.5A$		± 2	%
	Bottom FET Current Limit	$I_{LIM,BOT}$		3.0		A
General Specifications	Rise time	T_{rise}	From 10% to 90% of Output Set-Point, $C_{ss}=Open$	370	500	μs
	Switching Frequency	F_{sw}		1.7	2	2.3 MHz
	Thermal Shutdown Temperature		OTP Mode: Auto Recovery		150	$^{\circ}C$
	Thermal Shutdown Hysteresis				15	$^{\circ}C$
	Maximum Duty Cycle (Note 4)	D_{max}		85		%
Control and Indicator Signals	Min on time (Note 4)	$T_{on,min}$			50	ns
	EN pin logic high threshold (rising)			0.9		V
	EN pin logic low threshold (falling)				0.3	V
	EN Pull Down Resistance	R_{EN}	$V_{IN}=12V, V_{EN}=0.2V$.	300	420	500 $k\Omega$
	Power Good Asserts Threshold		V_{FB} rising, PG from low to high	91	95	99 $\%V_{REF}$
	Power Good Hysteresis				5	$\%V_{REF}$
Silergy Confidential	PG low output voltage	$V_{PG,OL}$	$I_{sink}=2mA$		0.3	V
	PG Input Leakage Current	$I_{PG,LKG}$	$V_{PG}=1.8V$		0.4	μA

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} and Ψ_{JB} are evaluated based on a four-layer 8cmx8cm Silergy Evaluation Board under natural convection conditions at $T_A = 25^{\circ}C$. PCB thickness: 1.6mm, copper thickness: 2oz. Junction temperature (T_J) refers to the hottest device temperature which is the inductor temperature. It is also considered equal to T_c (Case temperature) as the inductor top surface is exposed. Ambient temperature (T_A) refers to the air temperature 0.5 inch above the module. Board temperature(T_B) refers to the PCB Temperature 1mm away from the hottest module pin on the PCB top layer.







Note 3: The device is not guaranteed to function outside its operating conditions.





Note 4: The values are guaranteed by design, statistical correlation, not production tested.







Typical Performance Characteristics





($C_{OUT} = 2 \times 22\mu F$, $C_{SS} = 3.3nF$, $T_A = 25^\circ C$, resistor tolerance is $\pm 1\%$, unless otherwise specified.)







V_{OUT}=0.8V




















V_{OUT}=1.8V




V_{OUT}=3.3V




V_{OUT}=5V



Note:

- 1) T_A : Air temperature, measured at 0.5 inch above IC.
- 2) Based on a four-layer 80mm*80mm Silergy Evaluation Board in the natural convection.
- 3) The inductor is exposed and the IC case is the Inductor top surface.
- 4) The thermal derating test limits IC case temperature under 115°C.

Applications Information

Feedback Resistor Dividers R_H and R_L

Choose R_H and R_L to program the proper output voltage. A value of between $10\text{k}\Omega$ and $100\text{k}\Omega$ is highly recommended for both resistors. R_L can be calculated to be:

$$R_L = \frac{0.8V \times R_H}{(V_{OUT} - 0.8V)}$$

A feed forward capacitor C_{FF} could be placed paralleling to R_H to get better transient performance. Please refer to the recommended R_H , R_L , C_{FF} value in the external BOM section of the EVB document.

Programmable Soft-start Time

The soft-start time can be programmed by the SS pin. Connect one capacitor between the SS pin and the GND pin to program the soft-start time. The typical value of the SS charging current I_{SS} is $1.7\mu\text{A}$. The rise time can be calculated by equation below:

$$t_{SS}(\text{ms}) = \frac{C_{SS}(\text{nF}) \times V_{REF}}{I_{SS}(\mu\text{A})}$$

To guarantee the programmable soft-start time is not too short when using smaller SS capacitor, there is one minimum soft-start time limitation, the minimum soft-start time is 0.37ms .

Table 1. C_{SS} capacitance VS. measured rise time

Capacitor from SS pin to GND (nF)	Soft start time form 10% to 90% V_{OUT} setpoint(ms)
Open	0.37
3.3	1.36
22	9.64
47	19.5
100	43.1
470	196
1000	482

Input Capacitor C_{IN}

To minimize the potential noise problem, place a typical X7R or better grade ceramic capacitor and greater than $10\mu\text{F}$ capacitance. Place this ceramic capacitor really

close to the VIN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and VIN/GND pins.

To reduce input voltage overshoot and ringing in case where the input source is far away from module VIN pin, it is recommended to add some bulk capacitance like electrolytic, tantalum or polymer type capacitors.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required to meet the calculated RMS ripple current.

$$I_{CIN,RMS} = I_{OUT} \times \sqrt{D \times (1 - D)}$$

The worst-case condition occurs at $D = 0.5$, then

$$I_{CIN,RMS,MAX} = \frac{I_{OUT}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is a voltage ripple requirement in the system, choose an appropriate input capacitor that meets the specification.

Given the very low ESR and ESL of ceramic capacitors, the input voltage ripple can be estimated using the formula:

$$V_{CIN, RIPPLE,CAP} = \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$

The worst-case condition occurs at $D = 0.5$, then

$$V_{CIN, RIPPLE,CAP,MAX} = \frac{I_{OUT}}{4 \times f_{SW} \times C_{IN}}$$

The capacitance value is less important than the RMS current rating. In most applications, one $10\mu\text{F}$ X7R capacitor is sufficient.

Output Capacitor C_{OUT}

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor.

For the best performance, it is recommended to use X7R or better grade ceramic capacitor and greater than $22\mu\text{F}^2$ capacitance. Place this ceramic capacitor really

close to the VOUT and GND pins to minimize the loop area formed by C_{OUT} , and the VOUT/GND pins.

Output voltage ripple at the switching frequency is caused by the inductor current ripple (ΔI_L) on the output capacitor's ESR (ESR ripple) as well as the stored charge (capacitive ripple). When considering total ripple, both should be considered.

$$V_{RIPPLE,ESR} = \Delta I_L \times \text{ESR}$$

$$V_{RIPPLE,CAP} = \frac{\Delta I_L}{8 \times C_{OUT} \times f_{SW}}$$

Consider a typical application with $\Delta I_L = 1.2A$ using two $22\mu\text{F}$ ceramic capacitors, each with an ESR of approximately $3\text{m}\Omega$ for a parallel total of $44\mu\text{F}$ and $1.5\text{m}\Omega$ ESR.

$$V_{RIPPLE,ESR} = 1.2A \times 1.5\text{m}\Omega = 1.8\text{mV}$$

$$V_{RIPPLE,CAP} = \frac{1.2A}{8 \times 44\mu\text{F} \times 2\text{MHz}} = 1.7\text{mV}$$

Total ripple = 3.5mV . The actual capacitive ripple may be higher than the calculated value because the capacitance decreases with the voltage on the capacitor.


Table 2. External Capacitor Recommendation

	Description	Vendor	PN
C_{IN}	10 μF /25V X7R/1206	Murata	GRM31CR71E106MA12#
C_{OUT}	22 μF /10V X7R/0805	Murata	GRM21BZ71A226ME15#
C_{OUT}	47 μF /6.3V X7U/1206	Murata	GXM31CE70J476ME10#
C_{OUT}	100 μF /6.3V X7S/1210	Murata	GRM32EC70J107ME15#

Table 3. Output Capacitor Recommendation

V_{OUT}	C_{OUT_MIN}	C_{OUT_MAX}
$0.8V \leq V_{OUT} \leq 0.9V$	22 μF x2	300 μF
$0.9V < V_{OUT} \leq 1.8V$	22 μF x2	400 μF
$1.8V < V_{OUT} \leq 3.3V$	22 μF x2	600 μF
$3.3V < V_{OUT} \leq 5.4V$	22 μF x2	1100 μF

Application Schematic ($V_{OUT} = 3.3V$)



BOM List

Designator	Description	Part Number	Manufacturer
C_{EL}	68μF/25V Electrolytic Cap		
C_{IN}	10μF/25V/X7R, 1206	GRM31CR71E106MA12D	murata
C_{OUT1}	22μF/10V/X7R,0805	GRM21BZ71A226ME15#	murata
C_{OUT2}	22μF/10V/X7R,0805	GRM21BZ71A226ME15#	murata
C_{ff}	68pF/100V,C0G,0603	GCM1885C2A680JA16D	murata
C_{ss}	3.3n/50V,C0G, 0603	GRM1885C1H332JA01#	murata
R_H	100kΩ, 1%, 0603		
R_L	32kΩ, 1%, 0603		
R_{PG}	100kΩ, 1%, 0603		

Layout Design

To achieve a higher efficiency and better noise immunity, following components should be placed close to the IC: C_{IN} and C_{OUT} .

- 1) C_{IN} must be close to the pins VIN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 2) C_{OUT} must be close to the pins VOUT and GND. The loop area formed by C_{OUT} and GND must be minimized.
- 3) Place the FB components (R_H , R_L , C_{ff}) as close to the FB pin as possible.
- 4) It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.





Figure 2. PCB Layout Suggestion

MQFN3x2.8-8 Package Outline Drawing




Notes:

1. All dimension in millimeter and exclude mold flash & metal burr.
2. Center line on drawing refers to the chip body center.


Taping & Reel Specification

1. Taping Orientation

MQFN2.8x3



2. Carrier Tape & Reel specification for packages




Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
MQFN2.8x3	12	8	13"	400	400	3000

Others: NA

Packaging Information

Device Code: **HAW**

Label Information



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
2023/12/06	1.0	Production Release

Silergy Corp. Confidential Prepared For NC

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2023 Silergy Corp.

All Rights Reserved.