

650V GaN Power Transistor (FET)

Features


- Easy to use, compatible with standard gate drivers
- Low Q_{rr} , no free-wheeling diode required
- Excellent $Q_g \times R_{DS(on)}$ product (FOM)
- Low switching loss
- RoHS compliant and Halogen-free

Product Summary

V_{DSS}	650	V
$R_{DS(on), typ}$	225	m Ω
$Q_{G, typ}$	21	nC
$Q_{RR, typ}$	50	nC

Applications

- Power adapters
- Telecom and datacom
- Automotive
- Servo motors



Packaging

Part Number	Package	Packaging	Base QTY
XG65T230PS1A	3 Lead TO-220	Tube	50

Maximum ratings, at $T_c=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Limit Value	Unit
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$		13	A
	Continuous drain current @ $T_c=100^\circ\text{C}$		8	A
I_{DM}	Pulsed drain current @ $T_c=25^\circ\text{C}$ (pulse width: 10us)		42	A
	Pulsed drain current @ $T_c=150^\circ\text{C}$ (pulse width: 10us)		28	A
V_{DSS}	Drain to source voltage ($T_j=-55^\circ\text{C}$ to 150°C)		650	V
V_{GSS}	Gate to source voltage		± 20	V
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$		70	W
T_c	Operating temperature	Case	-55 to 150	$^\circ\text{C}$
T_j		Junction	-55 to 150	$^\circ\text{C}$
T_s	Storage temperature		-55 to 150	$^\circ\text{C}$
T_{CSOLD}	Soldering peak temperature		260	$^\circ\text{C}$

Thermal Resistance

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	1.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient	50	$^\circ\text{C/W}$


Electrical Parameters, at $T_J=25^\circ\text{C}$, unless otherwise specified

Symbol	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics					
V _{DSS-MAX}	650	-	-	V	V _{GS} =0V
BV _{DSS}	-	1700	-	V	V _{GS} =0V, I _{DSS} =250μA
V _{GS(th)}	-	1.62	-	V	V _{DS} =V _{GS} , I _D =500μA
R _{DS(on)} ^a	-	225	270	mΩ	V _{GS} =8V, I _D =4A, T _J =25°C
	-	450	-		V _{GS} =8V, I _D =4A, T _J =150°C
I _{DSS}	-	7	12	μA	V _{DS} =700V, V _{GS} =0V, T _J =25°C
	-	150	-	μA	V _{DS} =700V, V _{GS} =0V, T _J =150°C
I _{GSS}	-	-	150	nA	V _{GS} =20V
	-	-	-150	nA	V _{GS} =-20V
C _{ISS}	-	1450	-	pF	V _{GS} =0V, V _{DS} =650V, f=1MHz
C _{OSS}	-	25	-	pF	
C _{RSS}	-	0.95	-	pF	
C _{O(er)}	-	30	-	pF	V _{GS} =0V, V _{DS} =0 to 650V
C _{O(tr)}	-	60	-	pF	
Q _G	-	21	-	nC	V _{DS} =400V, V _{GS} =0V to 8V, I _D =10A
Q _{GS}	-	5.5	-		
Q _{GD}	-	2	-		
t _{D(on)}	-	20	-	nS	V _{DS} =400V, V _{GS} =0V to 12V, I _D =10A, R _G =11Ω
t _R	-	9	-		
t _{D(off)}	-	40	-		
t _F	-	6	-		
Reverse Device Characteristics					
V _{SD}	-	1.6	-	V	V _{GS} =0V, I _S =5A, T _J =25°C
	-	2.7	-		V _{GS} =0V, I _S =10A, T _J =25°C
	-	4.8	-		V _{GS} =0V, I _S =10A, T _J =150°C
t _{RR}	-	11	-	ns	I _S =10A, V _{GS} =0V, di/dt=1125A/us, V _{DD} =400V
Q _{RR}	-	50	-	nC	

Notes:

a. Dynamic on-resistance; see Fig. 15 and 16 for test circuit and conditions

Circuit Implementation



Recommended Drive Circuit

Recommended gate drive: (0 V, 12 V) with $R_{G(tot)} = 11 \Omega$, where $R_{G(tot)} = R_G + R_{Driver}$

Gate Ferrite Bead (FB)	Gate Resistance1 (R_G)	RC Snubber (RC_{SN})
MMZ1608S181ATA00	10 Ω	47 pF + 15 Ω

Notes:

- RC_{SN} should be placed as close as possible to the drain pin
- The layout and wiring of the drive circuit should be as short as possible

Typical Characteristics, at $T_c=25\text{ }^{\circ}\text{C}$, unless otherwise specified




Figure 1. Typical Output Characteristics $T_j=25^{\circ}\text{C}$

Parameter: V_{GS}




Figure 2. Typical Output Characteristics $T_j=150^{\circ}\text{C}$

Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics

$V_{DS}=10\text{V}$, Parameter: T_j




Figure 4. Normalized On-resistance

$I_D=4\text{A}$, $V_{GS}=8\text{V}$




Figure 5. Typical Capacitance

$V_{GS}=0\text{V}$, $f=1\text{MHz}$




Figure 6. Typical Coss Stored Energy

Typical Characteristics, at $T_c=25^\circ\text{C}$, unless otherwise specified




Figure 7. Typical Qoss




Figure 8. Forward Characteristic of Rev. Diode

$I_s=f(V_s)$, Parameter T_j




Figure 9. Drain-Source Breakdown Voltage




Figure 10. Typical Gate Charge

$I_{DS}=10\text{A}$, $V_{DS}=400\text{V}$




Figure 11. Power Dissipation




Figure 12. Current Derating

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit




Figure 14. Switching Time Waveform




Figure 15. Dynamic $R_{DS(on)}$ Test Circuit




Figure 16. Dynamic $R_{DS(on)}$ Waveform




Figure 17. Diode Characteristic Test Circuit




Figure 18. Diode Recovery Waveform

Design Considerations

Fast switching GaN device can reduce power conversion losses, and thus enable high frequency operations. Certain PCB design rules and instructions, however, need to be followed to take full advantages of fast switching GaN devices.

Before evaluating Xinguan's GaN devices, please refer to the table below which provides some practical rules that should be followed during the evaluation.


When Evaluating Xinguan's GaN Devices:

DO	DO NOT
Make sure the traces are as short as possible for both drive and power loops to minimize parasitic inductance	Using Xinguan's devices in GDS board layouts
Use the test tool with the shortest inductive loop, and make sure test points should be placed close enough	Use differential mode probe or probe ground clip with long wires
Minimize the lead length of TO packages when installing them to PCB	Use long traces in drive circuit, or long lead length of the devices

Mechanical


3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain; Tab: Source



Package Outlines

Dimensions are show in millimeters



Revision History

Version	Date	Change(s)
1.0	5/6/2020	Release formal datasheet