

TMUX720x 具有 1.8V 逻辑电平和闩锁效应抑制特性的 44V、8:1 单通道和 4:1 双通道精密多路复用器

1 特性

- 闩锁效应抑制
- 双电源电压范围： $\pm 4.5V$ 至 $\pm 22V$
- 单电源电压范围： $4.5V$ 至 $44V$
- 低导通电阻： 4Ω
- 低电荷注入： $3pC$
- 大电流支持： $400mA$ (最大值) (WQFN)
- 大电流支持： $300mA$ (最大值) (TSSOP)
- $-40^\circ C$ 至 $+125^\circ C$ 工作温度
- 1.8V 逻辑兼容输入
- 逻辑引脚上的集成下拉电阻
- 失效防护逻辑
- 轨到轨运行
- 双向信号路径
- 先断后合开关

2 应用

- 工厂自动化和控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 半导体测试设备
- 电池测试设备
- 超声波扫描仪
- 患者监护和诊断
- 光纤网络
- 光学测试设备
- 有线网络
- 数据采集系统 (DAQ)

3 说明

TMUX7208 是一款 8:1 单通道精密多路复用器；TMUX7209 是一款 4:1 双通道多路复用器，具有低导通电阻和电荷注入。此器件在单电源 ($4.5V$ 至 $44V$)、双电源 ($\pm 4.5V$ 至 $\pm 22V$) 或非对称电源 (例如 $V_{DD} = 12V$, $V_{SS} = -5V$) 供电时均能正常运行。TMUX720x 可支持源极 (Sx) 和漏极 (D) 引脚上 V_{SS} 到 V_{DD} 范围的双向模拟和数字信号。


TMUX720x 是精密开关和多路复用器系列器件，具有非常低的导通和关断漏电流，因此可用于高精度测量应用。TMUX720x 系列具有闩锁效应抑制，可防止器件内寄生结构之间通常由过压事件引起的大电流不良事件。闩锁状态通常会一直持续到电源轨关闭为止，并可能导致器件失效。闩锁效应抑制使得 TMUX720x 系列开关和多路复用器能够在恶劣的环境中使用。

表 3-1. 器件信息

器件型号 ⁽¹⁾	配置	封装 ⁽²⁾
TMUX7208	1 通道 8:1 多路复用器	PW (TSSOP , 16)
TMUX7209	2 通道 4:1 多路复用器	RUM (WQFN , 16)

(1) 请参阅 [器件比较](#)。

(2) 有关更多信息，请参阅 [节 12](#)。



TMUX7208 和 TMUX7209 方框图



本资源的原文使用英文撰写。为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。为确认准确性，请务必访问 ti.com 参考最新的英文版本 (控制文档)。

Table of Contents

1 特性	1	7.8 Propagation Delay.....	27
2 应用	1	7.9 Charge Injection.....	28
3 说明	1	7.10 Off Isolation.....	28
4 Device Comparison Table	3	7.11 Crosstalk.....	30
5 Pin Configuration and Functions	4	7.12 Bandwidth.....	30
6 Specifications	6	7.13 THD + Noise.....	31
6.1 Absolute Maximum Ratings.....	6	7.14 Power Supply Rejection Ratio (PSRR).....	31
6.2 ESD Ratings.....	6		
6.3 Thermal Information.....	7		
6.4 Recommended Operating Conditions.....	7		
6.5 Source or Drain Continuous Current.....	7		
6.6 ± 15 V Dual Supply: Electrical Characteristics	8		
6.7 ± 15 V Dual Supply: Switching Characteristics	9		
6.8 ± 20 V Dual Supply: Electrical Characteristics	11		
6.9 ± 20 V Dual Supply: Switching Characteristics	12		
6.10 44 V Single Supply: Electrical Characteristics	14		
6.11 44 V Single Supply: Switching Characteristics	15		
6.12 12 V Single Supply: Electrical Characteristics	17		
6.13 12 V Single Supply: Switching Characteristics	18		
6.14 Typical Characteristics.....	19		
7 Parameter Measurement Information	24		
7.1 On-Resistance.....	24		
7.2 Off-Leakage Current.....	24		
7.3 On-Leakage Current.....	25		
7.4 Transition Time.....	25		
7.5 $t_{ON(EN)}$ and $t_{OFF(EN)}$	26		
7.6 Break-Before-Make.....	26		
7.7 $t_{ON(VDD)}$ Time.....	27		
		8.1 Overview.....	32
		8.2 Functional Block Diagram.....	32
		8.3 Feature Description.....	32
		8.4 Device Functional Modes.....	35
		8.5 Truth Tables.....	35
		9 Application and Implementation	36
		9.1 Application Information.....	36
		9.2 Typical Application.....	36
		9.3 Power Supply Recommendations.....	38
		9.4 Layout.....	38
		10 Device and Documentation Support	41
		10.1 Documentation Support.....	41
		10.2 接收文档更新通知.....	41
		10.3 支持资源.....	41
		10.4 Trademarks.....	41
		10.5 静电放电警告.....	41
		10.6 术语表.....	41
		11 Revision History	41
		12 Mechanical, Packaging, and Orderable Information	42

4 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX7208	Low-Leakage-Current, Precision, 8:1, 1-Ch. multiplexer
TMUX7209	Low-Leakage-Current, Precision, 4:1, 2-Ch. multiplexer

5 Pin Configuration and Functions





图 5-1. TMUX7208 : PW Package 16-Pin TSSOP Top View

图 5-2. TMUX7208 : RUM Package 16-Pin WQFN Top View

表 5-1. TMUX7208 Pin Functions

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
	PW	RUM		
A0	1	15	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in 节 8.5 .
A1	16	14	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in 节 8.5 .
A2	15	13	I	Logic control input, has internal 4MΩ pull-down resistor. Controls the switch configuration as shown in 节 8.5 .
D	8	6	I/O	Drain pin. Can be an input or output.
EN	2	16	I	Active high logic enable, has internal 4MΩ pull-down resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.
GND	14	12	P	Ground (0V) reference.
S1	4	2	I/O	Source pin 1. Can be an input or output.
S2	5	3	I/O	Source pin 2. Can be an input or output.
S3	6	4	I/O	Source pin 3. Can be an input or output.
S4	7	5	I/O	Source pin 4. Can be an input or output.
S5	12	10	I/O	Source pin 5. Can be an input or output.
S6	11	9	I/O	Source pin 6. Can be an input or output.
S7	10	8	I/O	Source pin 7. Can be an input or output.
S8	9	7	I/O	Source pin 8. Can be an input or output.
VDD	13	11	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{DD} and GND.
VSS	3	1	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{SS} and GND.
Thermal Pad			—	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to [节 8.4](#) for what to do with unused pins.




图 5-3. TMUX7209 : PW Package 16-Pin TSSOP Top View




图 5-4. TMUX7209 : RUM Package 16-Pin WQFN Top View

表 5-2. TMUX7209 Pin Functions

PIN			TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
NAME	PW	RUM		
A0	1	15	I	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in 节 8.5 .
A1	16	14	I	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in 节 8.5 .
DA	8	6	I/O	Drain Terminal A. Can be an input or an output.
DB	9	7	I/O	Drain Terminal B. Can be an input or an output.
EN	2	16	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.
GND	15	13	P	Ground (0V) reference.
S1A	4	2	I/O	Source pin 1A. Can be an input or output.
S1B	13	11	I/O	Source pin 1B. Can be an input or output.
S2A	5	3	I/O	Source pin 2A. Can be an input or output.
S2B	12	10	I/O	Source pin 2B. Can be an input or output.
S3A	6	4	I/O	Source pin 3A. Can be an input or output.
S3B	11	9	I/O	Source pin 3B. Can be an input or output.
S4A	7	5	I/O	Source pin 4A. Can be an input or output.
S4B	10	8	I/O	Source pin 4B. Can be an input or output.
VDD	14	12	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.
VSS	3	1	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.
Thermal Pad			—	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to [节 8.4](#) for what to do with unused pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
$V_{DD} - V_{SS}$	Supply voltage		48	V
V_{DD}		- 0.5	48	V
V_{SS}		- 48	0.5	V
$V_{ADDRESS}$ or V_{EN}	Logic control input pin voltage (EN, A0, A1, A2)	- 0.5	48	V
$I_{ADDRESS}$ or I_{EN}	Logic control input pin current (EN, A0, A1, A2)	- 30	30	mA
V_S or V_D	Source or drain voltage (Sx, D)	$V_{SS} - 0.5$	$V_{DD} + 0.5$	V
I_{IK}	Diode clamp current ⁽³⁾	- 30	30	mA
I_S or I_D (CONT)	Source or drain continuous current (Sx, D)		$I_{DC} + 10\%$ ⁽⁴⁾	mA
T_A	Ambient temperature	- 55	150	°C
T_{stg}	Storage temperature	- 65	150	°C
T_J	Junction temperature		150	°C
P_{tot}	Total power dissipation (QFN package) ⁽⁵⁾		1650	mW
	Total power dissipation (TSSOP package) ⁽⁵⁾		700	mW

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.
- (5) For QFN package: P_{tot} derates linearly above $T_A = 70^\circ\text{C}$ by 24.4mW/°C.
For TSSOP package: P_{tot} derates linearly above $T_A = 70^\circ\text{C}$ by 10.8mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
TMUX7208 in PW package				
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	
TMUX7209 in PW package				
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	
TMUX7208 and TMUX7209 in RUM package				
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX720x		UNIT
		PW (TSSOP)	RUM (WQFN)	
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.5	41.2	°C/W
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	24.9	24.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.0	16.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.0	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	39.4	16.1	°C/W
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD} - V_{SS}$ ⁽¹⁾	Power supply voltage differential	4.5	44	44	V
V_{DD}	Positive power supply voltage	4.5	44	44	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, D)	V_{SS}	V_{DD}	V_{DD}	V
$V_{ADDRESS}$ or V_{EN}	Address or enable pin voltage	0	44	44	V
I_S or I_D (CONT)	Source or drain continuous current (Sx, D)			I_{DC} ⁽²⁾	mA
T_A	Ambient temperature	-40	125	125	°C

(1) V_{DD} and V_{SS} can be any value as long as $4.5 \text{ V} \leq (V_{DD} - V_{SS}) \leq 44 \text{ V}$, and the minimum V_{DD} is met.

(2) Refer to [Source or Drain Continuous Current](#) table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of $V_{DD} \pm 10\%$, $V_{SS} \pm 10\%$ (unless otherwise noted)

PACKAGE	TEST CONDITIONS	$T_A = 25^\circ\text{C}$	$T_A = 85^\circ\text{C}$	$T_A = 125^\circ\text{C}$	UNIT
PW (TSSOP)	+44 V Dual Supply ⁽¹⁾	300	190	110	mA
	±15 V Dual Supply	300	190	110	mA
	+12 V Single Supply	220	150	90	mA
	±5 V Dual Supply	210	140	90	mA
	+5 V Single Supply	170	110	70	mA
RUM (WQFN)	+44 V Single Supply ⁽¹⁾	400	230	120	mA
	±15 V Dual Supply	400	230	120	mA
	+12 V Single Supply	310	190	100	mA
	±5 V Dual Supply	300	190	100	mA
	+5 V Single Supply	230	150	90	mA

(1) Specified for nominal supply voltage only.

6.6 ± 15 V Dual Supply: Electrical Characteristics

$V_{DD} = +15$ V $\pm 10\%$, $V_{SS} = -15$ V $\pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +15$ V, $V_{SS} = -15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -10$ V to $+10$ V $I_D = -10$ mA Refer to On-Resistance	25°C	4	5.9	Ω	
			-40°C to $+85^\circ\text{C}$		7.4	Ω	
			-40°C to $+125^\circ\text{C}$		8.7	Ω	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -10$ V to $+10$ V $I_D = -10$ mA Refer to On-Resistance	25°C	0.2	0.7	Ω	
			-40°C to $+85^\circ\text{C}$		0.8	Ω	
			-40°C to $+125^\circ\text{C}$		0.9	Ω	
$R_{ON\,FLAT}$	On-resistance flatness	$V_S = -10$ V to $+10$ V $I_S = -10$ mA Refer to On-Resistance	25°C	0.4	1.5	Ω	
			-40°C to $+85^\circ\text{C}$		1.7	Ω	
			-40°C to $+125^\circ\text{C}$		1.8	Ω	
$R_{ON\,DRIFT}$	On-resistance drift	$V_S = 0$ V, $I_S = -10$ mA Refer to On-Resistance	-40°C to $+125^\circ\text{C}$	0.02			$\Omega/\text{^\circC}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 16.5$ V, $V_{SS} = -16.5$ V Switch state is off $V_S = +10$ V / -10 V $V_D = -10$ V / $+10$ V Refer to 节 7.2	25°C	-0.4	0.04	0.4	nA
			-40°C to $+85^\circ\text{C}$	-1		1	nA
			-40°C to $+125^\circ\text{C}$	-5		5	nA
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 16.5$ V, $V_{SS} = -16.5$ V Switch state is off $V_S = +10$ V / -10 V $V_D = -10$ V / $+10$ V Refer to 节 7.2	25°C	-0.4	0.04	0.4	nA
			-40°C to $+85^\circ\text{C}$	-6		6	nA
			-40°C to $+125^\circ\text{C}$	-42		42	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 16.5$ V, $V_{SS} = -16.5$ V Switch state is on $V_S = V_D = \pm 10$ V Refer to 节 7.3	25°C	-0.4	0.04	0.4	nA
			-40°C to $+85^\circ\text{C}$	-5		5	nA
			-40°C to $+125^\circ\text{C}$	-40		40	nA
LOGIC INPUTS (EN, A0, A1, A2)							
V_{IH}	Logic voltage high		-40°C to $+125^\circ\text{C}$	1.3	44	V	
V_{IL}	Logic voltage low		-40°C to $+125^\circ\text{C}$	0	0.8	V	
I_{IH}	Input leakage current		-40°C to $+125^\circ\text{C}$	0.4	2	μA	
I_{IL}	Input leakage current		-40°C to $+125^\circ\text{C}$	-0.1	-0.005		μA
C_{IN}	Logic input capacitance		-40°C to $+125^\circ\text{C}$	3.5			pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 16.5$ V, $V_{SS} = -16.5$ V Logic inputs = 0 V, 5 V, or V_{DD}	25°C	35	57	μA	
			-40°C to $+85^\circ\text{C}$		60	μA	
			-40°C to $+125^\circ\text{C}$		75	μA	
I_{SS}	V_{SS} supply current	$V_{DD} = 16.5$ V, $V_{SS} = -16.5$ V Logic inputs = 0 V, 5 V, or V_{DD}	25°C	3	14	μA	
			-40°C to $+85^\circ\text{C}$		15	μA	
			-40°C to $+125^\circ\text{C}$		22	μA	

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.7 ± 15 V Dual Supply: Switching Characteristics

$V_{DD} = +15$ V $\pm 10\%$, $V_{SS} = -15$ V $\pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +15$ V, $V_{SS} = -15$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Transition Time	25°C		140	195	ns
			- 40°C to +85°C		220		ns
			- 40°C to +125°C		240		ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		140	195	ns
			- 40°C to +85°C		220		ns
			- 40°C to +125°C		240		ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		200	268	ns
			- 40°C to +85°C		285		ns
			- 40°C to +125°C		298		ns
t_{BBM}	Break-before-make time delay	$V_S = 10$ V, $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Break-Before-Make	25°C		60		ns
			- 40°C to +85°C		1		ns
			- 40°C to +125°C		1		ns
$T_{\text{ON (VDD)}}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 μ s $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Turn-on (VDD) Time	25°C		0.16		ms
			- 40°C to +85°C		0.17		ms
			- 40°C to +125°C		0.17		ms
t_{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5$ pF Refer to 节 7.8	25°C		1.8		ns
Q_{INJ}	Charge injection	$V_S = 0$ V, $C_L = 100$ pF Refer to 节 7.9	25°C		3		pC
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 100$ kHz Refer to Off Isolation	25°C		- 82		dB
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz Refer to Off Isolation	25°C		- 62		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 100$ kHz Refer to Crosstalk	25°C		- 85		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz Refer to Crosstalk	25°C		- 65		dB
BW	- 3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V Refer to Bandwidth	25°C		30		MHz
BW	- 3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V Refer to Bandwidth	25°C		52		MHz
I_L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz	25°C		- 0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62$ V on V_{DD} and V_{SS} $R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz Refer to ACPSRR	25°C		- 74		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15$ V, $V_{BIAS} = 0$ V $R_L = 10$ k Ω , $C_L = 5$ pF, $f = 20$ Hz to 20 kHz Refer to THD + Noise	25°C		0.0003		%
$C_{S(\text{OFF})}$	Source off capacitance	$V_S = 0$ V, $f = 1$ MHz	25°C		15		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7208)	$V_S = 0$ V, $f = 1$ MHz	25°C		135		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7209)	$V_S = 0$ V, $f = 1$ MHz	25°C		68		pF
$C_{S(\text{ON})},$ $C_{D(\text{ON})}$	On capacitance (TMUX7208)	$V_S = 0$ V, $f = 1$ MHz	25°C		185		pF

6.7 ± 15 V Dual Supply: Switching Characteristics (续)

$V_{DD} = +15 V \pm 10\%$, $V_{SS} = -15 V \pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +15 V$, $V_{SS} = -15 V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance (TMUX7209)	$V_S = 0 V$, $f = 1 MHz$	$25^\circ C$	115		pF

6.8 ± 20 V Dual Supply: Electrical Characteristics

$V_{DD} = +20$ V $\pm 10\%$, $V_{SS} = -20$ V $\pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +20$ V, $V_{SS} = -20$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -15$ V to $+15$ V $I_D = -10$ mA Refer to On-Resistance	25°C	3.5	5.4	Ω	
			-40°C to +85°C		6.7	Ω	
			-40°C to +125°C		7.9	Ω	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -15$ V to $+15$ V $I_D = -10$ mA Refer to On-Resistance	25°C	0.2	0.7	Ω	
			-40°C to +85°C		0.8	Ω	
			-40°C to +125°C		0.9	Ω	
$R_{ON\,FLAT}$	On-resistance flatness	$V_S = -15$ V to $+15$ V $I_S = -10$ mA Refer to On-Resistance	25°C	0.4	1.2	Ω	
			-40°C to +85°C		1.5	Ω	
			-40°C to +125°C		1.9	Ω	
$R_{ON\,DRIFT}$	On-resistance drift	$V_S = 0$ V, $I_S = -10$ mA Refer to On-Resistance	-40°C to +125°C	0.016			$\Omega/\text{°C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 22$ V, $V_{SS} = -22$ V Switch state is off $V_S = +15$ V / -15 V $V_D = -15$ V / +15 V Refer to 节 7.2	25°C	-1	0.04	1	nA
			-40°C to +85°C	-2		2	nA
			-40°C to +125°C	-10		10	nA
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 22$ V, $V_{SS} = -22$ V Switch state is off $V_S = +15$ V / -15 V $V_D = -15$ V / +15 V Refer to 节 7.2	25°C	-1	0.04	1	nA
			-40°C to +85°C	-11		11	nA
			-40°C to +125°C	-70		70	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 22$ V, $V_{SS} = -22$ V Switch state is on $V_S = V_D = \pm 15$ V Refer to 节 7.3	25°C	-1	0.04	1	nA
			-40°C to +85°C	-10		10	nA
			-40°C to +125°C	-62		62	nA
LOGIC INPUTS (EN, A0, A1, A2)							
V_{IH}	Logic voltage high		-40°C to +125°C	1.3	44	V	
V_{IL}	Logic voltage low		-40°C to +125°C	0	0.8	V	
I_{IH}	Input leakage current		-40°C to +125°C	0.4	2	μA	
I_{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005	μA	
C_{IN}	Logic input capacitance		-40°C to +125°C	3.5		pF	
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 22$ V, $V_{SS} = -22$ V Logic inputs = 0 V, 5 V, or V_{DD}	25°C	40	60	μA	
			-40°C to +85°C		70	μA	
			-40°C to +125°C		84	μA	
I_{SS}	V_{SS} supply current	$V_{DD} = 22$ V, $V_{SS} = -22$ V Logic inputs = 0 V, 5 V, or V_{DD}	25°C	2	9	μA	
			-40°C to +85°C		18	μA	
			-40°C to +125°C		24	μA	

(1) When V_S is positive, V_D is negative, and vice versa.

(2) When V_S is at a voltage potential, V_D is floating, and vice versa.

6.9 ± 20 V Dual Supply: Switching Characteristics

$V_{DD} = +20$ V $\pm 10\%$, $V_{SS} = -20$ V $\pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +20$ V, $V_{SS} = -20$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Transition Time	25°C		115	208	ns
			- 40°C to +85°C			230	ns
			- 40°C to +125°C			248	ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		115	205	ns
			- 40°C to +85°C			228	ns
			- 40°C to +125°C			248	ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 10$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		148	270	ns
			- 40°C to +85°C			285	ns
			- 40°C to +125°C			290	ns
t_{BBM}	Break-before-make time delay	$V_S = 10$ V, $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Break-Before-Make	25°C		50		ns
			- 40°C to +85°C		1		ns
			- 40°C to +125°C		1		ns
$T_{\text{ON (VDD)}}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 μ s $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Turn-on (VDD) Time	25°C		0.15		ms
			- 40°C to +85°C		0.16		ms
			- 40°C to +125°C		0.16		ms
t_{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5$ pF Refer to 节 7.8	25°C		1.8		ns
Q_{INJ}	Charge injection	$V_S = 0$ V, $C_L = 100$ pF Refer to 节 7.9	25°C		2		pC
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 100$ kHz Refer to Off Isolation	25°C		- 82		dB
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz Refer to Off Isolation	25°C		- 62		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 100$ kHz Refer to Crosstalk	25°C		- 85		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz Refer to Crosstalk	25°C		- 65		dB
BW	- 3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V Refer to Bandwidth	25°C		30		MHz
BW	- 3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V Refer to Bandwidth	25°C		52		MHz
I_L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 0$ V, $f = 1$ MHz	25°C		- 0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62$ V on V_{DD} and V_{SS} $R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz Refer to ACPSRR	25°C		- 72		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 20$ V, $V_{BIAS} = 0$ V $R_L = 10$ k Ω , $C_L = 5$ pF, $f = 20$ Hz to 20 kHz Refer to THD + Noise	25°C		0.0003		%
$C_{S(\text{OFF})}$	Source off capacitance	$V_S = 0$ V, $f = 1$ MHz	25°C		14		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7208)	$V_S = 0$ V, $f = 1$ MHz	25°C		130		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7209)	$V_S = 0$ V, $f = 1$ MHz	25°C		65		pF
$C_{S(\text{ON})}$, $C_{D(\text{ON})}$	On capacitance (TMUX7208)	$V_S = 0$ V, $f = 1$ MHz	25°C		180		pF

6.9 ± 20 V Dual Supply: Switching Characteristics (续)

$V_{DD} = +20 V \pm 10\%$, $V_{SS} = -20 V \pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +20 V$, $V_{SS} = -20 V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance (TMUX7209)	$V_S = 0 V$, $f = 1 MHz$	$25^\circ C$	114		pF

6.10 44 V Single Supply: Electrical Characteristics

$V_{DD} = +44$ V, $V_{SS} = 0$ V, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +44$ V, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0$ V to 40 V $I_D = -10$ mA Refer to On-Resistance	25°C	3.5	5.5	Ω	
			-40°C to +85°C	7	7	Ω	
			-40°C to +125°C	8.4	8.4	Ω	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0$ V to 40 V $I_D = -10$ mA Refer to On-Resistance	25°C	0.2	0.7	Ω	
			-40°C to +85°C	0.8	0.8	Ω	
			-40°C to +125°C	0.9	0.9	Ω	
$R_{ON\,FLAT}$	On-resistance flatness	$V_S = 0$ V to 40 V $I_D = -10$ mA Refer to On-Resistance	25°C	0.4	1.85	Ω	
			-40°C to +85°C	2.3	2.3	Ω	
			-40°C to +125°C	2.8	2.8	Ω	
$R_{ON\,DRIFT}$	On-resistance drift	$V_S = 22$ V, $I_S = -10$ mA Refer to On-Resistance	-40°C to +125°C	0.015			$\Omega/\text{^\circ C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 44$ V, $V_{SS} = 0$ V Switch state is off $V_S = 40$ V / 1 V $V_D = 1$ V / 40 V Refer to 节 7.2	25°C	-1	0.04	1	nA
			-40°C to +85°C	2.5	2.5	nA	
			-40°C to +125°C	14	14	nA	
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 44$ V, $V_{SS} = 0$ V Switch state is off $V_S = 40$ V / 1 V $V_D = 1$ V / 40 V Refer to 节 7.2	25°C	-1	0.05	1	nA
			-40°C to +85°C	16	16	nA	
			-40°C to +125°C	110	110	nA	
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 44$ V, $V_{SS} = 0$ V Switch state is on $V_S = V_D = 40$ V or 1 V Refer to 节 7.3	25°C	-1	0.05	1	nA
			-40°C to +85°C	15	15	nA	
			-40°C to +125°C	98	98	nA	
LOGIC INPUTS (EN, A0, A1, A2)							
V_{IH}	Logic voltage high		-40°C to +125°C	1.3	44	44	V
V_{IL}	Logic voltage low		-40°C to +125°C	0	0.8	0.8	V
I_{IH}	Input leakage current		-40°C to +125°C	0.4	2	2	μA
I_{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C_{IN}	Logic input capacitance		-40°C to +125°C	3.5			pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 44$ V, $V_{SS} = 0$ V Logic inputs = 0 V, 5 V, or V _{DD}	25°C	55	85	μA	
			-40°C to +85°C	95	95	μA	
			-40°C to +125°C	110	110	μA	

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.11 44 V Single Supply: Switching Characteristics

$V_{DD} = +44$ V, $V_{SS} = 0$ V, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +44$ V, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 18$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Transition Time	25°C		110	205	ns
			- 40°C to +85°C		226		ns
			- 40°C to +125°C		245		ns
$t_{\text{ON (EN)}}$	Turn-on time from enable	$V_S = 18$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		120	205	ns
			- 40°C to +85°C		225		ns
			- 40°C to +125°C		245		ns
$t_{\text{OFF (EN)}}$	Turn-off time from enable	$V_S = 18$ V $R_L = 300 \Omega$, $C_L = 35$ pF Refer to 节 7.5	25°C		280	300	ns
			- 40°C to +85°C		310		ns
			- 40°C to +125°C		320		ns
t_{BBM}	Break-before-make time delay	$V_S = 18$ V, $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Break-Before-Make	25°C		40		ns
			- 40°C to +85°C		1		ns
			- 40°C to +125°C		1		ns
$T_{\text{ON (VDD)}}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 μ s $R_L = 300 \Omega$, $C_L = 35$ pF Refer to Turn-on (VDD) Time	25°C		0.12		ms
			- 40°C to +85°C		0.13		ms
			- 40°C to +125°C		0.13		ms
t_{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5$ pF Refer to 节 7.8	25°C		2.5		ns
Q_{INJ}	Charge injection	$V_S = 22$ V, $C_L = 100$ pF Refer to 节 7.9	25°C		- 5		pC
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V, $f = 100$ kHz Refer to Off Isolation	25°C		- 82		dB
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V, $f = 1$ MHz Refer to Off Isolation	25°C		- 62		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V, $f = 100$ kHz Refer to Crosstalk	25°C		- 85		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V, $f = 1$ MHz Refer to Crosstalk	25°C		- 85		dB
BW	- 3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V Refer to Bandwidth	25°C		30		MHz
BW	- 3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V Refer to Bandwidth	25°C		51		MHz
I_L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5$ pF $V_S = 6$ V, $f = 1$ MHz	25°C		- 0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62$ V on V_{DD} and V_{SS} $R_L = 50 \Omega$, $C_L = 5$ pF, $f = 1$ MHz Refer to ACPSRR	25°C		- 70		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22$ V, $V_{BIAS} = 22$ V $R_L = 10$ k Ω , $C_L = 5$ pF, $f = 20$ Hz to 20 kHz Refer to THD + Noise	25°C		0.0002		%
$C_{S(\text{OFF})}$	Source off capacitance	$V_S = 22$ V, $f = 1$ MHz	25°C		15		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7208)	$V_S = 22$ V, $f = 1$ MHz	25°C		135		pF
$C_{D(\text{OFF})}$	Drain off capacitance (TMUX7209)	$V_S = 22$ V, $f = 1$ MHz	25°C		67		pF
$C_{S(\text{ON})},$ $C_{D(\text{ON})}$	On capacitance (TMUX7208)	$V_S = 22$ V, $f = 1$ MHz	25°C		185		pF

6.11 44 V Single Supply: Switching Characteristics (续)

$V_{DD} = +44$ V, $V_{SS} = 0$ V, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +44$ V, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
$C_{S(ON)}$, $C_{D(ON)}$	On capacitance (TMUX7209)	$V_S = 22$ V, $f = 1$ MHz	25°C	115		pF

6.12 12 V Single Supply: Electrical Characteristics

$V_{DD} = +12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $GND = 0 \text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +12 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0 \text{ V}$ to 10 V $I_D = -10 \text{ mA}$ Refer to On-Resistance	25°C	7	11.8	Ω	
			-40°C to +85°C		14.2	Ω	
			-40°C to +125°C		16.5	Ω	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0 \text{ V}$ to 10 V $I_D = -10 \text{ mA}$ Refer to On-Resistance	25°C	0.2	0.7	Ω	
			-40°C to +85°C		0.8	Ω	
			-40°C to +125°C		0.9	Ω	
$R_{ON\ FLAT}$	On-resistance flatness	$V_S = 0 \text{ V}$ to 10 V $I_S = -10 \text{ mA}$ Refer to On-Resistance	25°C	1.7	3.4	Ω	
			-40°C to +85°C		3.8	Ω	
			-40°C to +125°C		4.6	Ω	
$R_{ON\ DRIFT}$	On-resistance drift	$V_S = 6 \text{ V}$, $I_S = -10 \text{ mA}$ Refer to On-Resistance	-40°C to +125°C	0.03			$\Omega/\text{°C}$
$I_{S(OFF)}$	Source off leakage current ⁽¹⁾	$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$ Switch state is off $V_S = 10 \text{ V}$ / 1 V $V_D = 1 \text{ V}$ / 10 V Refer to 节 7.2	25°C	-0.4	0.04	0.4	nA
			-40°C to +85°C	-1		1	nA
			-40°C to +125°C	-5		5	nA
$I_{D(OFF)}$	Drain off leakage current ⁽¹⁾	$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$ Switch state is off $V_S = 10 \text{ V}$ / 1 V $V_D = 1 \text{ V}$ / 10 V Refer to 节 7.2	25°C	-0.4	0.05	0.4	nA
			-40°C to +85°C	-5		5	nA
			-40°C to +125°C	-30		30	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current ⁽²⁾	$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$ Switch state is on $V_S = V_D = 10 \text{ V}$ or 1 V Refer to 节 7.3	25°C	-0.4	0.05	0.4	nA
			-40°C to +85°C	-4		4	nA
			-40°C to +125°C	-28		28	nA
LOGIC INPUTS (EN, A0, A1, A2)							
V_{IH}	Logic voltage high		-40°C to +125°C	1.3	44	V	
V_{IL}	Logic voltage low		-40°C to +125°C	0	0.8	V	
I_{IH}	Input leakage current		-40°C to +125°C	0.4	2	μA	
I_{IL}	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C_{IN}	Logic input capacitance		-40°C to +125°C	3.5			pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 13.2 \text{ V}$, $V_{SS} = 0 \text{ V}$ Logic inputs = 0 V, 5 V, or V_{DD}	25°C	30	48	μA	
			-40°C to +85°C		54	μA	
			-40°C to +125°C		65	μA	

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.

6.13 12 V Single Supply: Switching Characteristics

$V_{DD} = +12 V \pm 10\%$, $V_{SS} = 0 V$, $GND = 0 V$ (unless otherwise noted)

Typical at $V_{DD} = +12 V$, $V_{SS} = 0 V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_S = 8 V$ $R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Transition Time	25°C		180	210	ns
			- 40°C to +85°C		245		ns
			- 40°C to +125°C		276		ns
$t_{ON (EN)}$	Turn-on time from enable	$V_S = 8 V$ $R_L = 300 \Omega$, $C_L = 35 pF$ Refer to 节 7.5	25°C		115	202	ns
			- 40°C to +85°C		235		ns
			- 40°C to +125°C		265		ns
$t_{OFF (EN)}$	Turn-off time from enable	$V_S = 8 V$ $R_L = 300 \Omega$, $C_L = 35 pF$ Refer to 节 7.5	25°C		290	318	ns
			- 40°C to +85°C		350		ns
			- 40°C to +125°C		370		ns
t_{BBM}	Break-before-make time delay	$V_S = 8 V$, $R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Break-Before-Make	25°C		50		ns
			- 40°C to +85°C		1		ns
			- 40°C to +125°C		1		ns
$T_{ON (VDD)}$	Device turn on time (V_{DD} to output)	V_{DD} rise time = 1 μs $R_L = 300 \Omega$, $C_L = 35 pF$ Refer to Turn-on (VDD) Time	25°C		0.16		ms
			- 40°C to +85°C		0.17	1	ms
			- 40°C to +125°C		0.17	1	ms
t_{PD}	Propagation delay	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to 节 7.8	25°C		2.5		ns
Q_{INJ}	Charge injection	$V_S = 6 V$, $C_L = 100 pF$ Refer to 节 7.9	25°C		2		pC
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$	25°C		- 82		dB
O_{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		- 62		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		- 85		dB
X_{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1MHz$ Refer to Crosstalk	25°C		- 65		dB
BW	- 3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		28		MHz
BW	- 3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$	25°C		55		MHz
I_L	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$	25°C		- 0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62 V$ on V_{DD} and V_{SS} $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$	25°C		- 74		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V$, $V_{BIAS} = 6 V$ $R_L = 10 k\Omega$, $C_L = 5 pF$, $f = 20 Hz$ to $20 kHz$ Refer to THD + Noise	25°C		0.0007		%
$C_{S(OFF)}$	Source off capacitance	$V_S = 6 V$, $f = 1 MHz$	25°C		17		pF
$C_{D(OFF)}$	Drain off capacitance (TMUX7208)	$V_S = 6 V$, $f = 1 MHz$	25°C		155		pF
$C_{D(OFF)}$	Drain off capacitance (TMUX7209)	$V_S = 6 V$, $f = 1 MHz$	25°C		78		pF
$C_{S(ON)},$ $C_{D(ON)}$	On capacitance (TMUX7208)	$V_S = 6 V$, $f = 1 MHz$	25°C		200		pF
$C_{S(ON)},$ $C_{D(ON)}$	On capacitance (TMUX7209)	$V_S = 6 V$, $f = 1 MHz$	25°C		122		pF

6.14 Typical Characteristics

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-1. On-Resistance vs Source or Drain Voltage – Dual Supply




图 6-2. On-Resistance vs Source or Drain Voltage – Dual Supply




图 6-3. On-Resistance vs Source or Drain Voltage – Single Supply




图 6-4. On-Resistance vs Source or Drain Voltage – Single Supply




图 6-5. On-Resistance vs Temperature





图 6-6. On-Resistance vs Temperature

6.14 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)



6.14 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-13. Supply Current vs Logic Voltage

图 6-14. Charge Injection vs Source Voltage - Dual Supply

图 6-15. Charge Injection vs Drain Voltage - Dual Supply

图 6-16. Charge Injection vs Source Voltage - Single Supply

图 6-17. Charge Injection vs Drain Voltage - Single Supply

图 6-18. $T_{\text{TRANSITION}}$ vs Temperature

6.14 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)




图 6-19. $T_{\text{TRANSITION}}$ vs Temperature





图 6-20. T_{ON} and T_{OFF} vs Temperature



$V_{\text{DD}} = 44\text{V}, V_{\text{SS}} = 0\text{V}$

图 6-21. T_{ON} and T_{OFF} vs Temperature




图 6-22. Off-Isolation vs Frequency





图 6-23. Off-Isolation vs Frequency




$V_{\text{DD}} = 15\text{V}, V_{\text{SS}} = -15\text{V}$

图 6-24. Crosstalk vs Frequency

6.14 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)



7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. [图 7-1](#) shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.




图 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- Source off-leakage current
- Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

[图 7-2](#) shows the setup used to measure both off-leakage currents.




图 7-2. Off-Leakage Measurement Setup

7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. [图 7-3](#) shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. [图 7-4](#) shows the setup used to measure transition time, denoted by the symbol $t_{TRANSITION}$.




图 7-4. Transition-Time Measurement Setup

7.5 $t_{ON(EN)}$ and $t_{OFF(EN)}$

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. [图 7-5](#) shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(EN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. [图 7-5](#) shows the setup used to measure turn-off time, denoted by the symbol $t_{OFF(EN)}$.




图 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. [图 7-6](#) shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.




图 7-6. Break-Before-Make Delay Measurement Setup

7.7 t_{ON} (VDD) Time

The t_{ON} (VDD) time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. [图 7-7](#) shows the setup used to measure turn on time, denoted by the symbol t_{ON} (VDD).




图 7-7. t_{ON} (VDD) Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. [图 7-8](#) shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




图 7-8. Propagation Delay Measurement Setup

7.9 Charge Injection

The TMUX7208 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . 图 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).

The TMUX7208 and have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . 图 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 图 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 7-10. Off Isolation Measurement Setup

7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 图 7-11 shows the setup used to measure and the equation used to calculate crosstalk.




图 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 图 7-12 shows the setup used to measure bandwidth.




图 7-12. Bandwidth Measurement Setup

7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD.




图 7-13. THD Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

The below shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.





图 7-14. ACPSRR Measurement Setup

8 Detailed Description

8.1 Overview

The TMUX7208 is an 8:1, 1-channel multiplexer and the TMUX7209 is a 4:1, 2 channel multiplexer. Each channel is turned on or turned off based on the state of the address lines and enable pin.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX7208 and TMUX7209 conduct equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for TMUX7208 and TMUX7209 ranges from V_{SS} to V_{DD} .

8.3.3 1.8V Logic Compatible Inputs

TMUX7208 and TMUX7209 have 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8V logic implementations refer to [Simplifying Design with 1.8V logic Muxes and Switches](#).

8.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX720x has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately $4M\Omega$, but is clamped to about 1uA at higher voltages. This feature integrates up to four external components and reduces system size and cost.

8.3.5 Fail-Safe Logic

TMUX7208 and TMUX7209 support Fail-Safe Logic on the control input pins (EN and Ax) allowing it to operate up to 44V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX7208 and TMUX7209 logic input pins to ramp up to +44V while V_{DD} and V_{SS} = 0V. The logic control inputs are protected against positive faults of up to +44V in powered-off condition, but do not offer protection against negative overvoltage conditions.

8.3.6 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX720x family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX720x family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to [Using Latch Up Immune Multiplexers to Help Improve System Reliability](#).

8.3.7 Ultra-Low Charge Injection

The TMUX7208 and TMUX7209 have a transmission gate topology, as shown in [图 8-1](#). Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 8-1. Transmission Gate Topology

The TMUX720x contains specialized architecture to reduce charge injection on the Drain (D). To further reduce charge injection in a sensitive application, a compensation capacitor (C_p) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (D). As a general rule of thumb, C_p should be 20x larger than the equivalent load capacitance on the Drain (D). [图 8-2](#) shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219 as part of the TMUX720x family with a 100pF load capacitance.




图 8-2. Charge Injection Compensation

8.4 Device Functional Modes

When the EN pin of the TMUX7208 is pulled high, one of the switches is closed based on the state of the Ax pin. Similarly, when the EN pin of the TMUX7209 is pulled high, two of the switches are closed based on the state of the address lines. When the EN pin is pulled low, all of the switches are in an open state regardless of the state of the Ax pin. The control pins can be as high as 44V.

The TMUX7208 and TMUX7209 can be operated without any external components except for the supply decoupling capacitors. The EN and Ax pins have internal pull-down resistors of $4M\Omega$. If unused, Ax and EN pins must be tied to GND in order to ensure the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (Sx or D) should be connected to GND.

8.5 Truth Tables

表 8-1 shows the truth tables for the TMUX7208.

表 8-1. TMUX7208 Truth Table

EN	A2	A1	A0	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	X	X	All sources are off (HI-Z)
1	0	0	0	S1
1	0	0	1	S2
1	0	1	0	S3
1	0	1	1	S4
1	1	0	0	S5
1	1	0	1	S6
1	1	1	0	S7
1	1	1	1	S8

(1) X denotes *do not care*.

表 8-2 show the truth tables for the TMUX7209.

表 8-2. TMUX7209 Truth Table

EN	A1	A0	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	X	All sources are off (HI-Z)
1	0	0	S1x
1	0	1	S2x
1	1	0	S3x
1	1	1	S4x

(1) X denotes *do not care*.

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The TMUX7208 and TMUX7209 are part of the precision switches and multiplexers family of devices. These devices operate with dual supplies ($\pm 4.5V$ to $\pm 22V$), a single supply (4.5V to 44V), or asymmetric supplies (such as $V_{DD} = 12V$, $V_{SS} = -5V$), and offer true rail-to-rail input and output. The TMUX7208 and TMUX7209 offer low R_{ON} , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX720x a family of precision, robust, high-performance analog multiplexers for high-voltage, industrial applications.

9.2 Typical Application

One example to take advantage of performance is the implementation of multiplexed data acquisition front end for multiple input sensors. Applications such as analog input modules for programmable logic controllers (PLCs), data acquisition (DAQ), and semiconductor test systems commonly need to monitor multiple signals into a single ADC channel. The multiple inputs can come from different system voltages being monitored, or environmental sensors such as temperature or humidity. [图 9-1](#) shows a simplified example of monitoring multiple inputs into a single ADC using a multiplexer.




图 9-1. Multiplexed Data Acquisition Front End

9.2.1 Design Requirements

表 9-1. Design Parameters

PARAMETER	VALUE
Positive supply (VDD)	+15V
Negative supply (Vss)	-15V
Input / output signal range	-12V to 12V (limit of ADC)
Control logic thresholds	1.8V compatible
Temperature range	-40°C to +125°C

9.2.2 Detailed Design Procedure

The application shown in [图 9-2](#) demonstrates how a multiplexer can be used to simplify the signal chain and monitor multiple input signals to a single ADC channel. In this example the ADC (ADS8661) has software programmable input ranges up to $\pm 12.288V$. The ADC also has overvoltage protection up to $\pm 20V$ which allows for the multiplexer to be powered with wider supply voltages than the input signal range to maximize on resistance performance of the multiplexer, while still maintaining system level overvoltage protection beyond the useable signal range. Both the multiplexer and the ADC are capable of operation in extended industrial temperature range of $-40^{\circ}C$ to $+125^{\circ}C$ allowing for use in a wider array of industrial systems.

Many SAR ADCs have an analog input structure that consists of a sampling switch and a sampling capacitor. Many signal chains will have a driver amplifier to help charge the input of the ADC to meet a fast system acquisition time. However a driver amplifier is not always needed to drive SAR ADCs. [图 9-2](#) shows a typical diagram of a sensor driving the SAR ADC input directly after being passed through the multiplexer. A filter capacitor (C_{FLT}) is connected to the input of the ADC to reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitor of the ADC.

The sensor block simplifies the device into a Thevenin equivalent voltage source (V_{TH}) and resistance (R_{TH}) which can be extracted from the device datasheets. Similarly the multiplexer can be thought of as a series resistance ($R_{ON(MUX)}$) and capacitance ($C_{ON(MUX)}$). To ensure maximum precision of the signal chain the system should be able to settle within 1/2 of an LSB within the acquisition time of the ADC. The time constant can be calculated as shown in [图 9-2](#). This equation highlights the importance of selecting a multiplexer with low on-resistance to further reduce the system time constant. Additionally low charge injection performance of the multiplexer is helpful to reduce conversion errors and improve accuracy of the measurements.




图 9-2. Driving SAR ADC

9.2.3 Application Curve

The low on and off leakage currents of TMUX7208 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX7208 contains specialized architecture to reduce charge injection on the drain side (D) (see [节 8.3.7](#) for more details). [图 9-3](#) shows the plot for the charge injection versus source voltage for the TMUX7208.




图 9-3. Charge Injection vs Drain Voltage

9.3 Power Supply Recommendations

The TMUX7208 and the TMUX7209 operate across a wide supply range of $\pm 4.5V$ to $\pm 22V$ (4.5V to 44V in single-supply mode). The device also perform well with asymmetrical supplies such as $V_{DD} = 12V$ and $V_{SS} = -5V$.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from $0.1 \mu F$ to $10 \mu F$ at the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

9.4 Layout

9.4.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self - inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [图 9-4](#) shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 9-4. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 9-5 and 图 9-6 illustrate an example of a PCB layout with the TMUX7208. Some key considerations are:

- Decouple the supply pins with a 0.1 μ F and 1 μ F capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

9.4.2 Layout Example




图 9-5. TMUX7208 Layout Example




图 9-6. TMUX7209 Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

- Texas Instruments, [Using Latch Up Immune Multiplexers to Help Improve System Reliability](#) application note
- Texas Instruments, [Improve Stability Issues with Low CON Multiplexers](#) application brief
- Texas Instruments, [Improving Signal Measurement Accuracy in Automated Test Equipment](#) application brief
- Texas Instruments, [Sample & Hold Glitch Reduction for Precision Outputs Reference Design](#) reference guide
- Texas Instruments, [Simplifying Design with 1.8V logic Muxes and Switches](#) application brief
- Texas Instruments, [System-Level Protection for High-Voltage Analog Multiplexers](#) application note
- Texas Instruments, [True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application note](#)
- Texas Instruments, [QFN/SON PCB Attachment](#) application note
- Texas Instruments, [Quad Flatpack No-Lead Logic Packages](#) application note

10.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.3 支持资源

[TI E2E™ 中文支持论坛](#)是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

11 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (January 2022) to Revision F (July 2024)	Page
• Increased HBM ESD rating of TMUX7209 PW package.....	6
• Increased HBM ESD rating of RUM packages.....	6
• Updated IIH max spec from 1.2uA to 2uA.....	8

Changes from Revision D (September 2021) to Revision E (January 2022)	Page
• Updated the <i>Truth Tables</i> section.....	35

Changes from Revision C (April 2021) to Revision D (September 2021)	Page
• 将 TMUX7208 和 TMUX7209 的 QFN 封装状态从预发布更改为正在供货	1
• Added ESD detail for RUM package.....	6
• Added the <i>Integrated Pull-Down Resistor on Logic Pins</i> section.....	32
• Updated the <i>Ultra-Low Charge Injection</i> section.....	33
• Updated the <i>TMUX720x Layout Example</i> figures in the <i>Layout Example</i> section.....	40

Changes from Revision B (April 2021) to Revision C (April 2021)	Page
• Added ESD detail for TMUX7209.....	6

Changes from Revision A (March 2021) to Revision B (April 2021)	Page
• Included TMUX7209PW.....	4

Changes from Revision * (December 2020) to Revision A (March 2021)	Page
• 向“特性”部分添加了对 WQFN 的高电流支持.....	1
• Added thermal information for QFN package.....	7
• Added I_{DC} specs for QFN package in <i>Source or Drain Continuous Current</i> table	7
• Updated V_{DD} rise time value from 100ns to 1 μ s in $T_{ON(VDD)}$ test condition.....	9
• Updated C_L value from 1nF to 100pF in Charge Injection test condition.....	9

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMUX7208PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208
TMUX7208PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208
TMUX7208PWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208
TMUX7208PWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208
TMUX7208RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208
TMUX7208RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208
TMUX7208RUMRG4	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208
TMUX7208RUMRG4.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208
TMUX7209PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209
TMUX7209PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209
TMUX7209PWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209
TMUX7209PWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209
TMUX7209RUMR	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X209
TMUX7209RUMR.B	Active	Production	WQFN (RUM) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X209

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7208PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7208PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7208RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7208RUMRG4	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7209PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7209PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7209RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7208PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TMUX7208PWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
TMUX7208RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7208RUMRG4	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7209PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7209PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7209RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0


PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RUM 16

WQFN - 0.8 mm max height

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224843/A


PACKAGE OUTLINE

RUM0016E



WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224815/A 02/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RUM0016E

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 17
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224815/A 02/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025, 德州仪器 (TI) 公司