


TMCS1100-Q1 具有 $\pm 600\text{V}$ 工作电压的 AEC-Q100 1% 高精度、基本型隔离、霍尔效应电流传感器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 温度等级 1: -40°C 至 125°C 、 T_A
- 提供功能安全
 - 可帮助进行功能安全系统设计的文档
- 总体误差：典型值 $\pm 0.4\%$ ，最大值 $\pm 0.9\%$ ， -40°C 至 85°C
 - 灵敏度误差： $\pm 0.4\%$
 - 失调电压误差：7mV
 - 温漂： $0.04\text{mA}/^{\circ}\text{C}$
 - 线性误差： 0.05%
- 使用寿命和环境漂移： $< \pm 0.5\%$
- 3kV_{RMS} 隔离额定值
- 稳健的 600V 使用寿命内工作电压
- 双向和单向电流检测
- 外部基准电压
- 工作电源电压范围： 3V 至 5.5V
- 信号带宽： 80kHz
- 多个灵敏度选项：
 - TMCS1100A1-Q1： $50\text{mV}/\text{A}$
 - TMCS1100A2-Q1： $100\text{mV}/\text{A}$
 - TMCS1100A3-Q1： $200\text{mV}/\text{A}$
 - TMCS1100A4-Q1： $400\text{mV}/\text{A}$
- 安全相关认证
 - UL 1577 组件认证计划
 - IEC/CB 62368-1

2 应用

- 电机和负载控制
- 逆变器和 H 桥电流测量
- 功率因数校正
- 过流保护
- 直流和交流电源监控



典型应用

3 说明

TMCS1100-Q1 是一款电隔离霍尔效应电流传感器，能够测量直流或交流电流，并具有高精度、出色的线性度和温度稳定性。低漂移、温度补偿信号链可以在器件的温度范围内实现 $< 1\%$ 的满量程误差。

输入电流流经内部 $1.8\text{m}\Omega$ 导体时，此导体产生的磁场可由集成式霍尔效应传感器进行测量。这种结构省去了外部集中器并简化了设计。低导体电阻可更大限度减少功率损耗和热耗散。固有的电镀绝缘在电流路径与电路之间提供了 600V 使用寿命内工作电压和 3kV_{RMS} 基本型隔离。集成式电气屏蔽可提供出色的共模抑制和瞬态抗扰度。

输出电压与输入电流成正比，并具有四个灵敏度选项。固定的灵敏度允许 TMCS1100-Q1 使用单个 3V 至 5.5V 的电源运行，因此消除了比例式误差并提高了电源噪声抑制能力。当电流流入到正输入引脚时，电流极性被视为正极。VREF 输入引脚提供了一个可变零电流输出电压，允许进行双向或单向电流检测。。

TMCS1100-Q1 消耗的最大电源电流为 6mA ，所有灵敏度选项的额定工作温度范围均为 -40°C 至 $+125^{\circ}\text{C}$ 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TMCS1100-Q1	SOIC (8)	$4.90\text{mm} \times 3.90\text{mm}$

(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。



Table of Contents

1 特性	1	9.1 Overview.....	24
2 应用	1	9.2 Functional Block Diagram.....	24
3 说明	1	9.3 Feature Description.....	24
4 Revision History	2	9.4 Device Functional Modes.....	29
5 Device Comparison	3	10 Application and Implementation	30
6 Pin Configuration and Functions	3	10.1 Application Information.....	30
7 Specifications	4	10.2 Typical Application.....	34
7.1 Absolute Maximum Ratings	4	11 Power Supply Recommendations	37
7.2 ESD Ratings	4	12 Layout	38
7.3 Recommended Operating Conditions	4	12.1 Layout Guidelines.....	38
7.4 Thermal Information	4	12.2 Layout Example.....	39
7.5 Power Ratings	5	13 Device and Documentation Support	40
7.6 Insulation Specifications	5	13.1 Device Support.....	40
7.7 Safety-Related Certifications	6	13.2 Documentation Support.....	40
7.8 Safety Limiting Values	6	13.3 接收文档更新通知.....	40
7.9 Electrical Characteristics	7	13.4 支持资源.....	40
7.10 Typical Characteristics.....	10	13.5 Trademarks.....	40
8 Parameter Measurement Information	15	13.6 Electrostatic Discharge Caution.....	40
8.1 Accuracy Parameters.....	15	13.7 术语表.....	40
8.2 Transient Response Parameters.....	18	14 Mechanical, Packaging, and Orderable Information	40
8.3 Safe Operating Area.....	21		
9 Detailed Description	24		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
June 2021	*	Initial release.

5 Device Comparison

表 5-1. Device Comparison

PRODUCT	SENSITIVITY $\Delta V_{OUT} / \Delta I_{IN+}$, IN -	BIDIRECTIONAL LINEAR MEASUREMENT RANGE, $V_{REF} = V_S / 2^{(1)}$		UNIDIRECTIONAL LINEAR MEASUREMENT RANGE, $V_{REF} = V_{GND}^{(1)}$	
		$V_S = 5\text{ V}$	$V_S = 3.3\text{ V}$	$V_S = 5\text{ V}$	$V_S = 3.3\text{ V}$
TMCS1100A1-Q1	50 mV/A	$\pm 46\text{ A}^{(2)}$	$\pm 29\text{ A}^{(2)}$	1 A to 96 A ⁽²⁾	1 A to 62 A ⁽²⁾
TMCS1100A2-Q1	100 mV/A	$\pm 23\text{ A}^{(2)}$	$\pm 14.5\text{ A}$	0.5 A to 48 A ⁽²⁾	0.5 A to 31 A ⁽²⁾
TMCS1100A3-Q1	200 mV/A	$\pm 11.5\text{ A}$	$\pm 7.25\text{ A}$	0.25 A to 24 A ⁽²⁾	0.25 A to 15.5 A
TMCS1100A4-Q1	400 mV/A	$\pm 5.75\text{ A}$	--	0.125 A to 12 A	--

(1) Linear range limited by swing to supply and ground.

(2) Current levels must remain below both allowable continuous DC/RMS and transient peak current safe operating areas to not exceed device thermal limits. See the [Safe Operating Area](#) section.

6 Pin Configuration and Functions




图 6-1. D Package 8-Pin SOIC Top View

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	IN+	Analog input	Input current positive pin
2	IN+	Analog input	Input current positive pin
3	IN -	Analog input	Input current negative pin
4	IN -	Analog input	Input current negative pin
5	GND	Analog	Ground
6	VREF	Analog input	Zero current output voltage reference
7	VOUT	Analog output	Output voltage
8	VS	Analog	Power supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _S	Supply voltage	GND – 0.3	6	V
	Analog input	VREF	(V _S) + 0.3	V
	Analog output	VOUT	(V _S) + 0.3	V
T _J	Junction temperature	– 65	150	°C
T _{stg}	Storage temperature	– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN+} , V _{IN–} ⁽¹⁾	Input voltage	– 600		600	V _{PK}
V _S	Operating supply voltage, TMCS1100A1-Q1-A3-Q1	3	5	5.5	V
V _S	Operating supply voltage, TMCS1100A4-Q1	4.5	5	5.5	V
T _A ⁽²⁾	Operating free-air temperature	– 40		125	°C

- (1) V_{IN+} and V_{IN–} refer to the voltage at input current pins IN+ and IN –, relative to pin 5 (GND).

- (2) Input current safe operating area is constrained by junction temperature. Recommended condition based on the [TMCS1100EVM](#). Input current rating is derated for elevated ambient temperatures.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMCS1100 -Q1 ⁽²⁾	UNIT
		D (SOIC)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	– 0.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	11.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

- (2) Applies when device mounted on [TMCS1100EVM](#). For more details, see the [Safe Operating Area](#) section.

7.5 Power Ratings

$V_S = 5.5\text{ V}$, $V_{REF} = \text{GND}$, $T_A = 125^\circ\text{C}$, $T_J = 150^\circ\text{C}$, device soldered on [TMCS1100EVM](#).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)				673	mW
P_{D1}	Maximum power dissipation (current input, side-1)	$I_{IN} = 16\text{ A}$			640	mW
P_{D2}	Maximum power dissipation by (side-2)	$V_S = 5.5\text{ V}$, $I_Q = 6\text{ mA}$, no VOUT load			33	mW

7.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	4	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	60	μm
CTI	Comparative tracking index	DIN EN 60112; IEC 60112	>400	V
	Material group		II	
	Overvoltage category	Rated mains voltage $\leq 150\text{ V}_{\text{RMS}}$	I-IV	
		Rated mains voltage $\leq 300\text{ V}_{\text{RMS}}$	I-III	
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	600	V_{PK}
V_{IOWM}	Maximum working isolation voltage	AC voltage (sine wave); Time Dependent Dielectric Breakdown test, see Insulation Lifetime .	424	V_{RMS}
		DC voltage	600	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{IOTM} = 4242V_{\text{PK}}$, $t = 60\text{ s}$ (qualification); $V_{\text{TEST}} = 1.2 \times V_{IOTM} = 5090V_{\text{PK}}$, $t = 1\text{ s}$ (100% production)	4242	V_{PK}
V_{IOSM}	Maximum surge isolation voltage ⁽²⁾	Test method per IEC 62368-1, 1.2/50 μs waveform, $V_{\text{TEST}} = 1.3 \times V_{IOSM} = 7800V_{\text{PK}}$ (qualification)	6000	V_{PK}
q_{pd}	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{\text{ini}} = V_{IOTM} = 4242V_{\text{PK}}$, $t_{\text{ini}} = 60\text{ s}$; $V_{\text{pd(m)}} = 1.2 \times V_{IORM} = 700V_{\text{PK}}$, $t_{\text{m}} = 10\text{ s}$	≤ 5	pC
		Method a: After environmental tests subgroup 1, $V_{\text{ini}} = V_{IOTM} = 4242V_{\text{PK}}$, $t_{\text{ini}} = 60\text{ s}$; $V_{\text{pd(m)}} = 1.2 \times V_{IORM} = 700V_{\text{PK}}$, $t_{\text{m}} = 10\text{ s}$	≤ 5	
		Method b3: At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = 1.2 \times V_{IOTM} = 5090V_{\text{PK}}$, $t_{\text{ini}} = 1\text{ s}$; $V_{\text{pd(m)}} = 1.2 \times V_{IOTM} = 5090V_{\text{PK}}$, $t_{\text{m}} = 1\text{ s}$	≤ 5	
C_{IO}	Barrier capacitance, input to output ⁽⁴⁾	$V_{\text{IO}} = 0.4 \sin(2\pi ft)$, $f = 1\text{ MHz}$	0.6	pF
R_{IO}	Isolation resistance, input to output ⁽⁴⁾	$V_{\text{IO}} = 500\text{ V}$, $T_A = 25^\circ\text{C}$	$>10^{12}$	Ω
		$V_{\text{IO}} = 500\text{ V}$, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$>10^{11}$	Ω
		$V_{\text{IO}} = 500\text{ V}$ at $T_S = 150^\circ\text{C}$	$>10^9$	Ω
	Pollution degree		2	
UL 1577				
V_{ISO}	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, $t = 60\text{ s}$ (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, $t = 1\text{ s}$ (100% production)	3000	V_{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Take care to maintain the creepage and clearance distance of the board design to make sure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
 (4) All pins on each side of the barrier tied together creating a two-terminal device

7.7 Safety-Related Certifications

UL	
UL 1577 Component Recognition Program	Certified according to IEC 62368-1 CB
File number: E181974	Certificate number: US-36733-UL

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_S	Safety input current (side 1) ⁽¹⁾	$R_{\theta JA} = 36.6^{\circ}\text{C/W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, see Thermal Derating Curve, Side 1 .			30	A
I_S	Safety input, output, or supply current (side 2) ⁽¹⁾	$R_{\theta JA} = 36.6^{\circ}\text{C/W}$, $V_I = 5\text{ V}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, see Thermal Derating Curve, Side 2 .			0.68	
P_S	Safety input, output, or total power ⁽¹⁾	$R_{\theta JA} = 36.6^{\circ}\text{C/W}$, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$, see Thermal Derating Curve, Both Sides .			3.4	W
T_S	Safety temperature ⁽¹⁾				150	$^{\circ}\text{C}$

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A .
 The junction-to-air thermal resistance, $R_{\theta JA}$, in the [Thermal Information](#) table is that of a device installed on the [TMCS1100EVM](#). Use these equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(\text{max})} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(\text{max})}$ is the maximum allowed junction temperature.
 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

7.9 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
	Sensitivity ⁽⁷⁾	TMCS1100A1-Q1	50		mV/A	
		TMCS1100A2-Q1	100		mV/A	
		TMCS1100A3-Q1	200		mV/A	
		TMCS1100A4-Q1	400		mV/A	
	Sensitivity error	0.05 V ≤ V _{OUT} ≤ V _S - 0.2 V, T _A = 25°C	±0.2%	±0.7%		
	Sensitivity error, including lifetime and environmental drift ⁽⁵⁾	0.05 V ≤ V _{OUT} ≤ V _S - 0.2 V, T _A = 25°C	-0.47%	±1.02%		
	Sensitivity error	0.05 V ≤ V _{OUT} ≤ V _S - 0.2 V, T _A = - 40° C to +85°C	±0.4%	±0.85%		
		0.05 V ≤ V _{OUT} ≤ V _S - 0.2 V, T _A = - 40° C to +125°C	±0.5%	±1.15%		
	Nonlinearity error	V _{OUT} = 0.5 V to V _S - 0.5 V	±0.05%			
V _{OE}	Output voltage offset error ⁽¹⁾	TMCS1100A1-Q1	±0.4	±3	mV	
		TMCS1100A2-Q1	±0.6	±5	mV	
		TMCS1100A3-Q1	±0.8	±8	mV	
		TMCS1100A4-Q1	±2.2	±19	mV	
	Output voltage offset drift	TMCS1100A1-Q1, T _A = - 40°C to +125°C	±3.7	±12	μV/°C	
		TMCS1100A2-Q1, T _A = - 40°C to +125°C	±4	±19	μV/°C	
		TMCS1100A3-Q1, T _A = - 40°C to +125°C	±8.2	±35	μV/°C	
		TMCS1100A4-Q1, T _A = - 40°C to +125°C	±26	±138	μV/°C	
I _{OS}	Offset error, RTI ⁽¹⁾ ⁽³⁾	TMCS1100A1-Q1	±8	±60	mA	
		TMCS1100A2-Q1	±6	±50	mA	
		TMCS1100A3-Q1	±4	±40	mA	
		TMCS1100A4-Q1	±5.5	±47.5	mA	
	Offset error temperature drift, RTI ⁽³⁾	TMCS1100A1-Q1, T _A = - 40°C to +125°C	±74	±240	μA/°C	
		TMCS1100A2-Q1, T _A = - 40°C to +125°C	±40	±190	μA/°C	
		TMCS1100A3-Q1, T _A = - 40°C to +125°C	±41	±175	μA/°C	
		TMCS1100A4-Q1, T _A = - 40°C to +125°C	±65	±345	μA/°C	
PSRR	Power-supply rejection ratio	TMCS1100A1-Q1-A3-Q1, V _S = 3 V to 5.5 V, V _{REF} = V _S /2, T _A = - 40°C to +125°C	±1	±2	mV/V	
		TMCS1100A4-Q1, V _S = 4.5 V to 5.5 V, V _{REF} = V _S /2, T _A = - 40°C to +125°C	±1	±3	mV/V	
CMTI	Common mode transient immunity		50		kV/μs	
CMRR	Common mode rejection ratio, RTI ⁽³⁾	DC to 60Hz	5		uA/V	
RVRR	Reference voltage rejection ratio, output referred	V _{REF} = 0.5 V to 4.5 V, TMCS1100A1-Q1-A3-Q1	1	3.5	mV/V	
		V _{REF} = 0.5 V to 4.5 V, TMCS1100A4-Q1	1.5	8	mV/V	
	Noise density, RTI ⁽³⁾	TMCS1100A1-Q1	380		μ A/ √ Hz	
		TMCS1100A2-Q1	330		μ A/ √ Hz	
		TMCS1100A3-Q1	300		μ A/ √ Hz	
		TMCS1100A4-Q1	225		μ A/ √ Hz	
INPUT						
R _{IN}	Input conductor resistance	IN+ to IN -	1.8		mΩ	

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{\text{REF}} = 2.5\text{ V}$ (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input conductor resistance temperature drift	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		4.4		$\mu\Omega/^\circ\text{C}$
G	Magnetic coupling factor	$T_A = 25^\circ\text{C}$		1.1		mT/A
$I_{\text{IN,max}}$	Allowable continuous RMS current ⁽⁴⁾	$T_A = 25^\circ\text{C}$		30		A
		$T_A = 85^\circ\text{C}$		25		A
		$T_A = 105^\circ\text{C}$		22.5		A
		$T_A = 125^\circ\text{C}$		16		A
V_{REF}	Reference input voltage		V_{GND}		V_S	V
	V_{REF} input current	$V_{\text{REF}} = \text{GND}, V_S$		± 1	± 5	μA
	V_{REF} external source impedance	Maximum source impedance of external circuit driving V_{REF}			5	$\text{k}\Omega$

VOLTAGE OUTPUT

Z_{OUT}	Closed loop output impedance	$f = 1\text{ Hz to }1\text{ kHz}$		0.2		Ω
		$f = 10\text{ kHz}$		2		Ω
	Maximum capacitive load	No sustained oscillation		1		nF
	Short circuit output current	V_{OUT} short to ground, short to V_S		90		mA
	Swing to V_S power-supply rail	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$V_S - 0.02$	$V_S - 0.1$	V
	Swing to GND, current driven	$R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{\text{GND}} + 5$		$V_{\text{GND}} + 10$	mV
	Swing to GND, zero current	TMCS1100A1-Q1-A3-Q1, $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{\text{REF}} = \text{GND}$, $I_{\text{IN}} = 0\text{ A}$	$V_{\text{GND}} + 5$		$V_{\text{GND}} + 20$	mV
		TMCS1100A4-Q1, $R_L = 10\text{ k}\Omega$ to GND, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{\text{REF}} = \text{GND}$, $I_{\text{IN}} = 0\text{ A}$	$V_{\text{GND}} + 20$		$V_{\text{GND}} + 55$	mV

FREQUENCY RESPONSE

BW	Bandwidth ⁽⁶⁾	-3-dB Bandwidth		80		kHz
SR	Slew rate ⁽⁶⁾	Slew rate of output amplifier during single transient step.		1.5		V/ μs
t_r	Response time ⁽⁶⁾	Time between the input current step reaching 90% of final value to the sensor output reaching 90% of its final value, for a 1V output transition.		6.5		μs
t_p	Propagation delay ⁽⁶⁾	Time between the input current step reaching 10% of final value to the sensor output reaching 10% of its final value, for a 1V output transition.		4		μs
$t_{r,SC}$	Current overload response time ⁽⁶⁾	Time between the input current step reaching 90% of final value to the sensor output reaching 90% of its final value. Input current step amplitude is twice full scale output range.		5		μs
$t_{p,SC}$	Current overload propagation delay ⁽⁶⁾	Time between the input current step reaching 10% of final value to the sensor output reaching 10% of its final value. Input current step amplitude is twice full scale output range.		3		μs
	Current overload recovery time	Time from end of current causing output saturation condition to valid output		15		μs

POWER SUPPLY

at $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_Q	Quiescent current	$T_A = 25^\circ\text{C}$		4.5	5.5	mA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			6	mA
	Power on time	Time from $V_S > 3\text{ V}$ to valid output		25		ms

- (1) Excludes effect of external magnetic fields. See the [Accuracy Parameters](#) section for details to calculate error due to external magnetic fields.
- (2) Excluding magnetic coupling from layout deviation from recommended layout. See the [Layout](#) section for more information.
- (3) RTI = referred-to-input. Output voltage is divided by device sensitivity to refer signal to input current. See the [Parameter Measurement Information](#) section.
- (4) Thermally limited by junction temperature. Applies when device mounted on [TMCS1100EVM](#). For more details, see the [Safe Operating Area](#) section.
- (5) Lifetime and environmental drift specifications based on three lot AEC-Q100 qualification stress test results. Typical values are population mean $+1\sigma$ from worst case stress test condition. Min/max are tested device population mean $\pm 6\sigma$; devices tested in AEC-Q100 qualification stayed within min/max limits for all stress conditions. See [Lifetime and Environmental Stability](#) section for more details.
- (6) Refer to the [Transient Response](#) section for details of frequency and transient response of the device.
- (7) Centered parameter based on [TMCS1100EVM](#) PCB layout. See [Layout](#) section. Device must be operated below maximum junction temperature.

7.10 Typical Characteristics




图 7-1. Sensitivity Error vs. Temperature




图 7-2. Input Offset Current vs. Temperature




图 7-3. Non-Linearity vs. Temperature




图 7-4. Sensitivity Error Production Distribution




图 7-5. Input Offset Current Production Distribution




图 7-6. Input Offset Current Production Distribution




图 7-7. Input Offset Current Production Distribution




图 7-8. Input Offset Current Production Distribution




图 7-9. Sensitivity vs. Frequency, All Gains Normalized to 1 Hz




图 7-10. Phase vs. Frequency, All Gains




图 7-11. PSRR vs. Frequency




图 7-12. Output Swing vs. Output Current




图 7-13. Output Impedance vs. Frequency




图 7-14. Quiescent Current vs. Temperature



图 7-15. Output Voltage Offset vs. V_{REF} 

图 7-16. Input-Referred Noise vs. Frequency




图 7-17. Voltage Output Step, Rising




图 7-18. Voltage Output Step, Falling




图 7-19. Current Overload Response




图 7-20. Startup Transient Response




图 7-21. Input Conductor Resistance vs. Temperature

7.10.1 Insulation Characteristics Curves




图 7-22. Thermal Derating Curve for Safety-Limiting Current, Side 1




图 7-23. Thermal Derating Curve for Safety-Limiting Current, Side 2




图 7-24. Thermal Derating Curve for Safety-Limiting Power

8 Parameter Measurement Information

8.1 Accuracy Parameters

The ideal first-order transfer function of the TMCS1100-Q1 is given by 方程式 1, where the output voltage is a linear function of input current. The accuracy of the device is quantified both by the error terms in the transfer function parameters, as well as by nonidealities that introduce additional error terms not in the simplified linear model. See [Total Error Calculation Examples](#) for example calculations of total error, including all device error terms.

$$V_{OUT} = S \times I_{IN} + V_{REF} \quad (1)$$

where

- V_{OUT} is the analog output voltage.
- S is the ideal sensitivity of the device.
- I_{IN} is the isolated input current.
- V_{REF} is the voltage applied to the reference voltage input.

where

- V_{OUT} is the analog output voltage.
- S is the ideal sensitivity of the device.
- I_{IN} is the isolated input current.
- $V_{OUT,0A}$ is the zero current output voltage for the device variant.

8.1.1 Sensitivity Error

Sensitivity is the proportional change in the sensor output voltage due to a change in the input conductor current. This sensitivity is the slope of the first-order transfer function of the sensor, as shown in 图 8-1. The sensitivity of the TMCS1100-Q1 is tested and calibrated at the factory for high accuracy.




图 8-1. Sensitivity, Offset, and Nonlinearity Error

Deviation from ideal sensitivity is quantified by sensitivity error, defined as the percent variation of the best-fit measured sensitivity from the ideal sensitivity. When specified over a temperature range, this is the worst-case sensitivity error at any temperature within the range.

$$e_S = [(S_{\text{fit}} - S_{\text{ideal}}) / S_{\text{ideal}}] \times 100\% \quad (2)$$

where

- e_S is the sensitivity error.
- S_{fit} is the best fit sensitivity.
- S_{ideal} is the ideal sensitivity.

8.1.2 Offset Error and Offset Error Drift

Offset error is the deviation from the ideal output voltage with zero input current through the device. Offset error can be referred to the output as a voltage error V_{OE} or referred to the input as a current offset error I_{OS} . Offset error is a single error source, however, and must only be included once in error calculations.

The output voltage offset error of the TMCS1100-Q1 is the error in the zero current output voltage from the VREF pin voltage as in [方程式 3](#).

$$V_{\text{OE}} = V_{\text{OUT},0\text{A}} - V_{\text{REF}} \quad (3)$$

where

- $V_{\text{OUT},0\text{A}}$ is the device output voltage with zero input current.

The offset error includes the magnetic offset of the Hall sensor and any offset voltage errors of the signal chain.

The input referred (RTI) offset error is the output voltage offset error divided by the sensitivity of the device, shown in [方程式 4](#). Refer the offset error to the input of the device to allow for easier total error calculations and direct comparison to input current levels. No matter how the calculations are done, the error sources quantified by V_{OE} and I_{OS} are the same, and should only be included once for error calculations.

$$I_{\text{OS}} = V_{\text{OE}} / S \quad (4)$$

Offset error drift is the change in the input-referred offset error per degree Celsius change in ambient temperature. This parameter is reported in $\mu\text{A}/^\circ\text{C}$. To convert offset drift to an absolute offset for a given change in temperature, multiply the drift by the change in temperature and convert to percentage, as in [方程式 5](#).

$$e_{I_{\text{OS}},\Delta T} (\%) = \frac{I_{\text{OS},25^\circ\text{C}} + I_{\text{OS},\text{drift}} \left(\frac{\mu\text{A}}{^\circ\text{C}} \right) \times \Delta T}{I_{\text{IN}}} \quad (5)$$

where

- $I_{\text{OS},\text{drift}}$ is the specified input-referred device offset drift.
- ΔT is the temperature range from 25°C .

8.1.3 Nonlinearity Error

Nonlinearity is the deviation of the output voltage from a linear relationship to the input current. Nonlinearity voltage, as shown in 图 8-1, is the maximum voltage deviation from the best-fit line based on measured parameters, calculated by 方程式 6.

$$V_{NL} = V_{OUT,MEAS} - (I_{MEAS} \times S_{fit} + V_{OUT,0A}) \quad (6)$$

where

- $V_{OUT,MEAS}$ is the voltage output at maximum deviation from best fit.
- I_{MEAS} is the input current at maximum deviation from best fit.
- S_{fit} is the best-fit sensitivity of the device.
- $V_{OUT,0A}$ is the device zero current output voltage.

Nonlinearity error (e_{NL}) for the TMCS1100-Q1 is the nonlinearity voltage specified as a percentage of the full-scale output range (V_{FS}), as shown in 方程式 7.

$$e_{NL} = 100\% \times \frac{V_{NL}}{V_{FS}} \quad (7)$$

8.1.4 Power Supply Rejection Ratio

Power supply rejection ratio (PSRR) is the change in device offset due to variation of supply voltage from the nominal 5 V. The error contribution at the input current of interest can be calculated by 方程式 8.

$$e_{PSRR}(\%) = \left| \frac{PSRR \times (V_S - 5)}{S} \right| \frac{1}{I_{IN}} \quad (8)$$

where

- V_S is the operational supply voltage.
- S is the device sensitivity.

8.1.5 Common-Mode Rejection Ratio

Common-mode rejection ratio (CMRR) quantifies the effective input current error due to a varying voltage on the isolated input of the device. Due to magnetic coupling and galvanic isolation of the current signal, the TMCS1100-Q1 has very high rejection of input common-mode voltage. Percent error contribution from input common-mode variation can be calculated by 方程式 9.

$$e_{CMRR}(\%) = \left| \frac{CMRR \times V_{CM}}{I_{IN}} \right| \quad (9)$$

where

- V_{CM} is the maximum operational AC or DC voltage on the input of the device.

8.1.6 Reference Voltage Rejection Ratio

The voltage applied to the VREF pin sets the zero current output voltage for the TMCS1100-Q1. Ideally, the zero current output voltage directly tracks V_{REF} . Light internal mismatch can cause minor errors, however. When the reference voltage deviates from half of the supply, an additional effective output offset error is introduced into the device transfer function. The reference voltage rejection ratio (RVRR) is the effective change in output offset voltage due to this deviation. Error due to reference rejection can be calculated by 方程式 10.

$$e_{V_{REF}}(\%) = \frac{\left| \frac{RVRR * (V_{REF} - \frac{V_S}{2})}{S} \right|}{I_{IN}} \quad (10)$$

8.1.7 External Magnetic Field Errors

The TMCS1100-Q1 does not have stray field-rejection capabilities, so external magnetic fields from adjacent high-current traces or nearby magnets can impact the output measurement. The total sensitivity (S) of the device is comprised of the initial transformation of input current to magnetic field quantified as the magnetic coupling factor (G), as well as the sensitivity of the Hall element and the analog circuitry that is factory calibrated to provide a final sensitivity. The output voltage is proportional to the input current by the device sensitivity, as defined in [方程式 11](#).

$$S = G * S_{Hall} * A_V \quad (11)$$

where

- S is the TMCS1100-Q1 sensitivity in mV/A.
- G is the magnetic coupling factor in mT/A.
- S_{Hall} is the sensitivity of the Hall plate in mV/mT.
- A_V is the calibrated analog circuitry gain in V/V.

An external field, B_{EXT} , is measured by the Hall sensor and signal chain, in addition to the field generated by the leadframe current, and is added as an extra input term in the total output voltage function:

$$V_{OUT} = B_{EXT} * S_{Hall} * A_V + I_{IN} * G * S_{Hall} * A_V + V_{OUT,0A} \quad (12)$$

Observable from [方程式 12](#) is that the impact of an external field is an additional equivalent input current signal, $I_{B_{EXT}}$, shown in [方程式 13](#). This effective additional input current has no dependence on Hall or analog circuitry sensitivity, so all gain variants have equivalent input-referred current error due to external magnetic fields.

$$I_{B_{EXT}} = \frac{B_{EXT}}{G} \quad (13)$$

This additional current error generates a percentage error defined by [方程式 14](#).

$$e_{B_{EXT}}(\%) = \frac{\left| \frac{B_{EXT}}{G} \right|}{I_{IN}} \quad (14)$$

8.2 Transient Response Parameters

The transient response of the TMCS1100-Q1 is impacted by the 250 kHz sampling rate as defined in [Transient Response](#). [图 8-2](#) shows the TMCS1100-Q1 response to an input current step sufficient to generate a 1V output change. The typical 4us sampling window can be observed as a periodic step. This sampling window dominates the response of the device, and the response will have some probabilistic nature due to alignment of the input step and the sampling window interval.




图 8-2. Transient Step Response

8.2.1 Slew Rate

Slew rate (SR) is defined as the V_{OUT} rate of change for a single integration step's output transition, as shown in 图 8-3. Because the device often requires two sampling windows to reach a full 90% settling of its final value, this slew rate is not equal to the 10%-90% transition time for the full output swing.




图 8-3. Small Current Input Step Transient Response

8.2.2 Propagation Delay and Response Time

Propagation delay is the time period between the input current waveform reaching 10% of its final value and V_{OUT} reaching 10% of its final value. This propagation delay is heavily dependent upon the alignment of the input current step and the sampling period of the TMCS1100-Q1, as shown for several different sampling window cases in 图 8-3.

Response time is the time period between the input current reaching 90% of its final value and the output reaching 90% of its final value, for an input current step sufficient to cause a 1-V transition on the output. 图 8-3 shows the response time of the TMCS1100-Q1 under three different time cases. Unless a step input occurs directly during the beginning of one sampling window the response time will include two sampling intervals.

8.2.3 Current Overload Parameters

Current overload response parameters are the transient behavior of the TMCS1100-Q1 to an input current step consistent with a short circuit or fault event. Tested amplitude is twice the full scale range of the device, or 10V / Sensitivity in V/A. Under these conditions, the TMCS1100-Q1 output will respond faster than in the case of a small input current step due to the higher input amplitude signal. Response time and propagation delay are measured in a similar manner to the case of a small input current step, as shown in 图 8-4.




图 8-4. Current Overload Transient Response

Current overload recovery time is the required time for the device output to exit a saturated condition and return to normal operation. The transient response of the device during this recovery period from a current overload is shown in 图 7-19.

8.2.4 CMTI, Common-Mode Transient Immunity

CMTI is the capability of the device to tolerate a rising/falling voltage step on the input without disturbance on the output signal. The device is specified for the maximum common-mode transition rate under which the output signal will not experience a greater than 200-mV disturbance that lasts longer than 1 μ s. Higher edge rates than the specified CMTI can be supported with sufficient filtering or blanking time after common-mode transitions.

8.3 Safe Operating Area

The isolated input current safe operating area (SOA) of the TMCS1100-Q1 is constrained by self-heating due to power dissipation in the input conductor. Depending upon the use case, the SOA is constrained by multiple conditions, including exceeding maximum junction temperature, Joule heating in the leadframe, or leadframe fusing under extremely high currents. These mechanisms depend on pulse duration, amplitude, and device thermal states.

Current SOA strongly depends on the thermal environment and design of the system-level board. Multiple thermal variables control the transfer of heat from the device to the surrounding environment, including air flow, ambient temperature, and printed-circuit board (PCB) construction and design. All ratings are for a single TMCS1100-Q1 device on the [TMCS1100EVM](#), with no air flow in the specified ambient temperature conditions. Device use profiles must satisfy both continuous conduction and short-duration transient SOA capabilities for the thermal environment under which the system will be operated.

8.3.1 Continuous DC or Sinusoidal AC Current

The longest thermal time constants of device packaging and PCBs are in the order of seconds; therefore, any continuous DC or sinusoidal AC periodic waveform with a frequency higher than 1 Hz can be evaluated based on the RMS continuous-current level. The continuous-current capability has a strong dependence upon the operating ambient temperature range expected in operation. 图 8-5 shows the maximum continuous current-handling capability of the device on the [TMCS1100EVM](#). Current capability falls off at higher ambient temperatures because of the reduced thermal transfer from junction-to-ambient and increased power dissipation in the leadframe. By improving the thermal design of an application, the SOA can be extended to higher currents at elevated temperatures. Using larger and heavier copper power planes, providing air flow over the board, or adding heat sinking structures to the area of the device can all improve thermal performance.




图 8-5. Maximum Continuous RMS Current vs. Ambient Temperature

8.3.2 Repetitive Pulsed Current SOA

For applications where current is pulsed between a high current and no current, the allowable capabilities are limited by short-duration heating in the leadframe. The TMCS1100-Q1 can tolerate higher current ranges under some conditions, however, for repetitive pulsed events, the current levels must satisfy both the pulsed current SOA and the RMS continuous current constraint. Pulse duration, duty cycle, and ambient temperature all impact the SOA for repetitive pulsed events. 图 8-6, 图 8-7, 图 8-8, and 图 8-9 illustrate repetitive stress levels based on test results from the [TMCS1100EVM](#) under which parametric performance and isolation integrity was not impacted post-stress for multiple ambient temperatures. At high duty cycles or long pulse durations, this limit approaches the continuous current SOA for a RMS value defined by [方程式 15](#).

$$I_{IN,RMS} = I_{IN,P} * \sqrt{D} \quad (15)$$

where

- $I_{IN,RMS}$ is the RMS input current level
- $I_{IN,P}$ is the pulse peak input current
- D is the pulse duty cycle




图 8-6. Maximum Repetitive Pulsed Current vs. Pulse Duration




图 8-7. Maximum Repetitive Pulsed Current vs. Pulse Duration




图 8-8. Maximum Repetitive Pulsed Current vs. Pulse Duration




图 8-9. Maximum Repetitive Pulsed Current vs. Pulse Duration

8.3.3 Single Event Current Capability

Single higher-current events that are shorter duration can be tolerated by the TMCS1100-Q1, because the junction temperature does not reach thermal equilibrium within the pulse duration. 图 8-10 shows the short-circuit duration curve for the device for single current-pulse events, where the leadframe resistance changes after stress. This level is reached before a leadframe fusing event, but should be considered an upper limit for short duration SOA. For long-duration pulses, the current capability approaches the continuous RMS limit at the given ambient temperature.





图 8-10. Single-Pulse Leadframe Capability

9 Detailed Description

9.1 Overview

The TMCS1100-Q1 is a precision Hall-effect current sensor, featuring a 600-V basic isolation working voltage, < 1% full-scale error across temperature, and an external reference voltage enabling unidirectional or bidirectional current sensing. Input current flows through a conductor between the isolated input current pins. The conductor has a 1.8-m Ω resistance at room temperature for low power dissipation and a 20-A RMS continuous current handling capability up to 105°C ambient temperature on the [TMCS1100EVM](#). The low-ohmic leadframe path reduces power dissipation compared to alternative current measurement methodologies, and does not require any external passive components, isolated supplies, or control signals on the high-voltage side. The magnetic field generated by the input current is sensed by a Hall sensor and amplified by a precision signal chain. The device can be used for both AC and DC current measurements and has a bandwidth of 80 kHz. There are multiple fixed-sensitivity device variants for a wide option of linear sensing ranges, and the TMCS1100-Q1 can operate with a low voltage supply from 3 V to 5.5 V. The TMCS1100-Q1 is optimized for high accuracy and temperature stability, with both offset and sensitivity compensated across the entire operating temperature range.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Current Input

Input current to the TMCS1100-Q1 passes through the isolated side of the package leadframe through the IN+ and IN – pins. The current flow through the package generates a magnetic field that is proportional to the input current, and measured by a galvanically isolated, precision, Hall sensor IC. As a result of the electrostatic shielding on the Hall sensor die, only the magnetic field generated by the input current is measured, thus limiting input voltage switching pass-through to the circuitry. This configuration allows for direct measurement of currents with high-voltage transients without signal distortion on the current-sensor output. The leadframe conductor has a nominal resistance of 1.8 m Ω at 25°C, and has a typical positive temperature coefficient as defined in the [Electrical Characteristics](#) table.

9.3.2 Input Isolation

The separation between the input conductor and the Hall sensor die due to the TMCS1100-Q1 construction provides inherent galvanic isolation between package pins 1-4 and pins 5-8. Insulation capability is defined according to certification agency definitions and using industry-standard test methods as defined in the [Insulation Specifications](#) table. Assessment of device lifetime working voltages follow the VDE 0884-11 standard for basic insulation, requiring time-dependent dielectric breakdown (TDDb) data-projection failure rates of less than 1000 part per million (ppm), and a minimum insulation lifetime of 20 years. The VDE standard also requires an additional safety margin of 20% for working voltage, and a 30% margin for insulation lifetime, translating into a minimum required lifetime of 26 years at 509 V_{RMS} for the TMCS1100-Q1.

图 9-1 shows the intrinsic capability of the isolation barrier to withstand high-voltage stress over the lifetime of the device. Based on the TDDDB data, the intrinsic capability of these devices is 424 V_{RMS} with a lifetime of > 100 years. Other factors such as operating environment and pollution degree can further limit the working voltage of the component in an end system.




图 9-1. Insulation Lifetime

9.3.3 High-Precision Signal Chain

The TMCS1100-Q1 uses a precision, low-drift signal chain with proprietary sensor linearization techniques to provide a highly accurate and stable current measurement across the full temperature range of the device. The device is fully tested and calibrated at the factory to account for any variations in either silicon or packaging process variations. The full signal chain provides a fixed sensitivity voltage output that is proportional to the current through the leadframe of the isolated input.

9.3.3.1 Temperature Stability

The TMCS1100-Q1 includes a proprietary temperature compensation technique which results in significantly improved parametric drift across the full temperature range. This compensation technique accounts for changes in ambient temperature, self-heating, and package stress. A zero-drift signal chain architecture and Hall sensor temperature stabilization methods enable stable sensitivity and minimize offset errors across temperature, and drastically improves system-level performance across the required operating conditions.

图 9-2 shows the offset error across the full device ambient temperature range. 图 9-3 shows the typical sensitivity. There are no other external components introducing errors sources; therefore, the high intrinsic accuracy and stability over temperature directly translates to system-level performance. As a result of this high precision, even a system with no calibration can reach < 1% of total error current-sensing capability.




图 9-2. Offset Error Drift Across Temperature




图 9-3. Sensitivity Drift Across Temperature

9.3.3.2 Lifetime and Environmental Stability

The same compensation techniques used in the TMCS1100-Q1 to reduce temperature drift also greatly reduce lifetime drift due to aging, stress, and environmental conditions. Typical magnetic sensors suffer from up to 2% to 3% of sensitivity drift due to aging at high operating temperatures. The TMCS1100-Q1 has greatly improved lifetime drift, as defined in the [Electrical Characteristics](#) for total sensitivity error measured after the worst case stress test during a three lot AEC-Q100 qualification. All other stress tests prescribed by an AEC-Q100 qualification caused lower than the specified sensitivity error, and were within the bounds specified within the [Electrical Characteristics](#) table. 图 9-4 shows the total sensitivity error after the worst-case stress test, a Highly Accelerated Stress Test (HAST) at 130°C and 85% relative humidity (RH), while 图 9-5 and 图 9-6 show the sensitivity and offset error drift after a 1000 hour, 125°C high temperature operating life stress test as specified by AEC-Q100. This test mimics typical device lifetime operation, and shows the likely device performance variation due to aging is vastly improved compared to typical magnetic sensors.




图 9-4. Sensitivity Error After 130°C, 85% RH HAST




图 9-5. Sensitivity Error Drift After AEC-Q100 High Temperature Operating Life Stress Test




图 9-6. Input-Referred Offset Drift After AEC-Q100 High Temperature Operating Life Stress Test

9.3.3.3 Frequency Response

The TMCS1100-Q1 signal chain has a spectral response atypical of a linear analog system due to its discrete time sampling. The 250-kHz sampling interval implies an effective Nyquist frequency of 125 kHz, which limits spectral response to below this frequency. Higher frequency content than this frequency will be aliased down to lower spectrums.

The TMCS1100-Q1 bandwidth is defined by the -3-dB spectral response of the entire signal chain which is constrained by the sampling frequency. Normalized gain and phase plots across frequency are shown below in 图 9-7 and 图 9-8, all variants have the same bandwidth and phase response. Signal content beyond the 3-dB bandwidth level will still have significant fundamental frequency transmission through the signal chain, but at increasing distortion levels




图 9-7. Normalized Gain, All Variants




图 9-8. Normalized Phase, All Variants

9.3.3.4 Transient Response

The TMCS1100-Q1 signal chain includes a precision analog front end followed by a sampled integrator. At the end of each integration cycle, the signal propagates to the output. Depending on the alignment of a change in input current relative to the sampling window, the output might not settle to the final signal until the second integration cycle. 图 9-9 shows a typical output waveform response to a 10-kHz sine wave input current. For a slowly varying input current signal, the output is a discrete time representation with a phase delay of the integration sampling window. Adding a first order filter of 100 kHz effectively smooths the output waveform with minimal impact to phase response.




图 9-9. Response Behavior to 10-kHz Sine Wave Input Current

图 9-10 shows two transient waveforms to an input-current step event, but occurring at different times during the sampling interval. In both cases, the full transition of the output takes two sampling intervals to reach the final output value. The timing of the current event relative to the sampling window determines the proportional amplitude of the first and second sampling intervals.




图 9-10. Transient Response to Input-Current Step Sufficient for 1-V Output Swing

The output value is effectively an average over the sampling window; therefore, a large-enough current transient can drive the output voltage to near the full scale range in the first sample response. This condition is likely to be true in the case of a short-circuit or fault event. 图 9-11 shows an input-current step twice the full scale measurable range with two output voltage responses illustrating the effect of the sampling window. The relative timing and size of the input current transition determines both the time and amplitude of the first output transition. In either case, the total response time is slightly longer than one integration period.




图 9-11. Transient Response to a Large Input Current Step

9.3.4 External Reference Voltage Input

The reference voltage provided externally to the TMCS1100-Q1 on the VREF pin determines the zero current output voltage, $V_{OUT,0A}$. This zero-current output level along with sensitivity determine the measurable input current range of the device, and allows for unidirectional or bidirectional sensing, as described in the [Absolute Maximum Ratings](#) table. 图 9-12 illustrates the transfer function of the TMCS1100A2-Q1 with varying V_{REF} voltages of 0 V, 1.25 V, and 2.5 V. By shifting the zero current output voltage of the device, the dynamic range of measurable input current can be modified.




图 9-12. Output Voltage Relationship to Input Current With Varying VREF Voltages

The input voltage on this pin can be provided by any external voltage source or potential, such as a discrete precision reference, a voltage divider, ADC reference, or ground. The VREF pin is sampled by the internal circuitry at approximately 1 MHz, then buffered and provided to the signal chain of the device. An apparent DC load of approximately 1 μ A will be observed by the external reference. To prevent errors due to sampling settling, keep the source impedance below the level specified in the [Electrical Characteristics](#) table.

9.3.5 Current-Sensing Measurable Ranges

The TMCS1100-Q1 can be configured to allow for bidirectional or unidirectional measurable current ranges based on the external voltage on the VREF pin. The output voltage is limited by V_{OUT} swing to either supply or ground. Linear output swing range to both V_S and GND is calculated by equations [方程式 16](#) and [方程式 17](#).

$$V_{OUT,max} = V_S - \text{Swing}_{VS} \quad (16)$$

$$V_{OUT,min} = \text{Swing}_{GND} \quad (17)$$

Rearranging the transfer function of the device to solve for input current, and substituting $V_{OUT,max}$ and $V_{OUT,min}$ yields the maximum and minimum measurable input current ranges as shown in [方程式 18](#) and [方程式 19](#).

$$I_{IN,MAX+} = (V_{OUT,max} - V_{REF}) / S \quad (18)$$

$$I_{IN,MAX-} = (V_{REF} - V_{OUT,min}) / S \quad (19)$$

where

- $I_{IN,MAX+}$ is the maximum linear measurable positive input current.
- $I_{IN,MAX-}$ is the maximum linear measurable negative input current.
- S is the sensitivity of the device variant.

Setting V_{REF} to the middle of the output swing range provides bidirectional measurement capability, whereas setting V_{REF} close to the ground provides a unidirectional measurement. Custom ranges with nonuniform positive and negative input current ranges can be achieved by appropriately scaling the V_{REF} potential relative to the full output voltage range.

9.4 Device Functional Modes

9.4.1 Power-Down Behavior

As a result of the inherent galvanic isolation of the device, very little consideration must be paid to powering down the device, as long as the limits in the [Absolute Maximum Ratings](#) table are not exceeded on any pins. The isolated current input and the low-voltage signal chain can be decoupled in operational behavior, as either can be energized with the other shut down, as long as the isolation barrier capabilities are not exceeded. The low-voltage power supply can be powered down while the isolated input is still connected to an active high-voltage signal or system.

10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

The key feature sets of the TMCS1100-Q1 provide significant advantages in any application where an isolated current measurement is required.

- Galvanic isolation provides a high isolated working voltage and excellent immunity to input voltage transients.
- Hall based measurement simplifies system level solution without the need for a power supply on the high voltage (HV) side.
- An input current path through the low impedance conductor minimizes power dissipation.
- Excellent accuracy and low temperature drift eliminate the need for multipoint calibrations without sacrificing system performance.
- An external reference input maximizes flexibility for unidirectional or bidirectional measurement with custom dynamic ranges, and improves accuracy at the system level.
- A wide operating supply range enables a single device to function across a wide range of voltage levels.

These advantages increase system-level performance while minimizing complexity for any application where precision current measurements must be made on isolated currents. Specific examples and design requirements are detailed in the following section.

10.1.1 Total Error Calculation Examples

Total error can be calculated for any arbitrary device condition and current level. Error sources considered should include input-referred offset current, power-supply rejection, input common-mode rejection, sensitivity error, nonlinearity, V_{REF} to V_{OUT} gain error, and the error caused by any external fields. Compare each of these error sources in percentage terms, as some are significant drivers of error and some have inconsequential impact to current error. Offset (方程式 20), CMRR (方程式 22), PSRR (方程式 21), V_{REF} gain error (方程式 23), and external field error (方程式 24) are all referred to the input, and so, are divided by the actual input current I_{IN} to calculate percentage errors. For calculations of sensitivity error and nonlinearity error, the percentage limits explicitly specified in the [Electrical Characteristics](#) table can be used.

$$e_{I_{OS}} (\%) = \frac{I_{OS}}{I_{IN}} \quad (20)$$

$$e_{PSRR} (\%) = \left| \frac{\frac{PSRR * (V_S - 5)}{S}}{I_{IN}} \right| \quad (21)$$

$$e_{CMRR} (\%) = \left| \frac{CMRR * V_{CM}}{I_{IN}} \right| \quad (22)$$

$$e_{V_{REF}} (\%) = \left| \frac{\frac{RVRR * (V_{REF} - \frac{V_S}{2})}{S}}{I_{IN}} \right| \quad (23)$$

$$e_{B_{EXT}}(\%) = \frac{\left| \frac{B_{EXT}}{G} \right|}{I_{IN}} \quad (24)$$

When calculating error contributions across temperature, only the input offset current and sensitivity error contributions vary significantly. For determining offset error over a given temperature range (ΔT), use [方程式 25](#) to calculate total offset error current. Sensitivity error is specified for both -40°C to 85°C and -40°C to 125°C . The appropriate specification should be used based on application operating ambient temperature range.

$$e_{I_{OS},\Delta T}(\%) = \frac{I_{OS,25^{\circ}\text{C}} + I_{OS,\text{drift}} \left(\frac{\mu\text{A}}{^{\circ}\text{C}} \right) \times \Delta T}{I_{IN}} \quad (25)$$

To accurately calculate the total expected error of the device, the contributions from each of the individual components above must be understood in reference to operating conditions. To account for the individual error sources that are statistically uncorrelated, a root sum square (RSS) error calculation should be used to calculate total error. For the TMCS1100-Q1, only the input referred offset current (I_{OS}), CMRR, and PSRR are statistically correlated. These error terms are lumped in an RSS calculation to reflect this nature, as shown in [方程式 26](#) for room temperature and [方程式 27](#) for across a given temperature range. The same methodology can be applied for calculating typical total error by using the appropriate error term specification.

$$e_{RSS}(\%) = \sqrt{(e_{I_{OS}} + e_{PSRR} + e_{CMRR})^2 + e_{V_{REF}}^2 + e_{B_{EXT}}^2 + e_S^2 + e_{NL}^2} \quad (26)$$

$$e_{RSS,\Delta T}(\%) = \sqrt{(e_{I_{OS},\Delta T} + e_{PSRR} + e_{CMRR})^2 + e_{V_{REF}}^2 + e_{B_{EXT}}^2 + e_{S,\Delta T}^2 + e_{NL}^2} \quad (27)$$

The total error calculation has a strong dependence on the actual input current; therefore, always calculate total error across the dynamic range that is required. These curves asymptotically approach the sensitivity and nonlinearity error at high current levels, and approach infinity at low current levels due to offset error terms with input current in the denominator. Key figures of merit for any current-measurement system include the total error percentage at full-scale current, as well as the dynamic range of input current over which the error remains below some key level. [图 10-1](#) illustrates the RSS maximum total error as a function of input current for a TMCS1100A2 at room temperature and across the full temperature range with V_S of 5 V.




图 10-1. RSS Error vs. Input Current

10.1.1.1 Room Temperature Error Calculations

For room-temperature total-error calculations, specifications across temperature and drift are ignored. As an example, consider a TMCS1100-Q1 A1 with a supply voltage (V_S) of 3.3 V, a V_{REF} of 1.5 V, and a worst-case common-mode excursion of 600 V to calculate operating-point-specific parameters. Consider a measurement error due to an external magnetic field of 30 μ T, roughly the Earth's magnetic field strength. The full-scale current range of the device in specified conditions is slightly greater than 28 A; therefore, calculate error at both 25 A and 12.5 A to highlight error dependence on the input-current level. 表 10-1 shows the individual error components and RSS maximum total error calculations at room temperature under the conditions specified. Relative to other errors, the additional error from CMRR is negligible, and can typically be ignored for total error calculations.

表 10-1. Total Error Calculation: Room Temperature Example

ERROR COMPONENT	SYMBOL	EQUATION	% MAX TOTAL ERROR AT $I_{IN} = 25$ A	% MAX TOTAL ERROR AT $I_{IN} = 12.5$ A
Input offset error	e_{IOS}	$e_{IOS}(\%) = \frac{I_{OS}}{I_{IN}}$	0.24%	0.48%
PSRR error	e_{PSRR}	$e_{PSRR}(\%) = \frac{\left \frac{PSRR * (V_S - 5)}{S} \right }{I_{IN}}$	0.27%	0.54%
CMRR error	e_{CMRR}	$e_{CMRR}(\%) = \frac{ CMRR * V_{CM} }{I_{IN}}$	0.01%	0.02%
V_{REF} error	e_{VREF}	$e_{VREF}(\%) = \frac{\left \frac{RVRR * (V_{REF} - \frac{V_S}{2})}{S} \right }{I_{IN}}$	0.04%	0.08%
External Field error	e_{BEXT}	$e_{BEXT}(\%) = \frac{\left \frac{B_{EXT}}{G} \right }{I_{IN}}$	0.11%	0.22%
Sensitivity error	e_S	Specified in Electrical Characteristics	0.7%	0.7%
Nonlinearity error	e_{NL}	Specified in Electrical Characteristics	0.05%	0.05%
RSS total error	e_{RSS}	$e_{RSS}(\%) = \sqrt{e_{IOS}^2 + e_{PSRR}^2 + e_{CMRR}^2 + e_{VREF}^2 + e_{BEXT}^2 + e_S^2 + e_{NL}^2}$	0.88%	1.28%

10.1.1.2 Full Temperature Range Error Calculations

To calculate total error across any specific temperature range, 方程式 26 and 方程式 27 should be used for RSS maximum total errors, similar to the example for room temperatures. Conditions from the example in [Room Temperature Error Calculations](#) have been replaced with their respective equations and error components for a – 40°C to 85°C temperature range below in 表 10-2.

表 10-2. Total Error Calculation: – 40°C to 85°C Example

ERROR COMPONENT	SYMBOL	EQUATION	% MAX TOTAL ERROR AT $I_{IN} = 25$ A	% MAX TOTAL ERROR AT $I_{IN} = 12.5$ A
Input offset error	$e_{IOS, \Delta T}$	$e_{IOS, \Delta T}(\%) = \frac{I_{OS, 25^\circ C} + I_{OS, drift} \left(\frac{\mu A}{^\circ C} \right) \times \Delta T}{I_{IN}}$	0.28%	0.56%

表 10-2. Total Error Calculation: - 40°C to 85°C Example (continued)

ERROR COMPONENT	SYMBOL	EQUATION	% MAX TOTAL ERROR AT $I_{IN} = 25\text{ A}$	% MAX TOTAL ERROR AT $I_{IN} = 12.5\text{ A}$
PSRR error	e_{PSRR}	$e_{PSRR}(\%) = \frac{\left \frac{PSRR * (V_S - 5)}{S} \right }{I_{IN}}$	0.27%	0.54%
CMRR error	e_{CMRR}	$e_{CMRR}(\%) = \frac{\left \frac{CMRR * V_{CM}}{I_{IN}} \right }{I_{IN}}$	0.01%	0.02%
V_{REF} error	e_{VREF}	$e_{VREF}(\%) = \frac{\left \frac{RVRR * (V_{REF} - \frac{V_S}{2})}{S} \right }{I_{IN}}$	0.04%	0.08%
External Field error	e_{BEXT}	$e_{BEXT}(\%) = \frac{\left \frac{B_{EXT}}{G} \right }{I_{IN}}$	0.11%	0.22%
Sensitivity error	$e_{S, \Delta T}$	Specified in Electrical Characteristics	0.85%	0.85%
Nonlinearity error	e_{NL}	Specified in Electrical Characteristics	0.05%	0.05%
RSS total error	$e_{RSS, \Delta T}$	$e_{RSS, \Delta T}(\%) = \sqrt{e_{OS, \Delta T}^2 + e_{PSRR}^2 + e_{CMRR}^2 + e_{VREF}^2 + e_{BEXT}^2 + e_{S, \Delta T}^2 + e_{NL}^2}$	1.03%	1.43%

10.2 Typical Application

Inline sensing of inductive load currents, such as motor phases, provides significant benefits to the performance of a control systems, allowing advanced control algorithms and diagnostics with minimal postprocessing. A primary challenge to inline sensing is that the current sensor is subjected to full HV supply-level PWM transients driving the load. The inherent isolation of an in-package Hall-effect current sensor topology helps overcome this challenge, providing high common-mode immunity, as well as isolation between the high-voltage motor drive levels and the low-voltage control circuitry. 图 10-2 illustrates the use of the TMCS1100-Q1 in such an application, driving the inductive load presented by a three phase motor.




图 10-2. Inline Motor Phase Current Sensing

10.2.1 Design Requirements

For current sensing of a three-phase motor application, make sure to provide linear sensing across the expected current range, and make sure that the device remains within working thermal constraints. A single TMCS1100-Q1 for each phase can be used, or two phases can be measured, and the third phase calculated on the motor-controller host processor. For this example, consider a nominal supply of 5 V but a minimum of 4.9 V to include for some supply variation. Maximum output swings are defined according to TMCS1100-Q1 specifications, and a full-scale current measurement of ± 20 A is required.

表 10-3. Example Application Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
$V_{S,nom}$	5 V
$V_{S,min}$	4.9 V
$I_{IN,FS}$	± 20 A

10.2.2 Detailed Design Procedure

The TMCS1100-Q1 application design procedure has two key design parameters: the sensitivity version chosen (A1-A4) and the reference voltage input. Further consideration of noise and integration with an ADC can be explored, but is beyond the scope of this application design example. The TMCS1100-Q1 transfer function is effectively a transimpedance with a variable offset set by V_{REF} , defined by [方程式 28](#).

$$V_{OUT} = I_{IN} \times S + V_{REF} \quad (28)$$

Design of the sensing solution first focuses on maximizing the sensitivity of the device while maintaining linear measurement over the expected current input range. The linear output voltage range is constrained by the TMCS1100-Q1 linear swing to ground, $Swing_{GND}$, and swing to supply, $Swing_{VS}$. With the previous parameters, the maximum linear output voltage range is the range between $V_{OUT,max}$ and $V_{OUT,min}$, as defined by [方程式 29](#) and [方程式 30](#).

$$V_{OUT,max} = V_{S,min} - Swing_{VS} \quad (29)$$

$$V_{OUT,min} = Swing_{GND} \quad (30)$$

For a bidirectional current-sensing application, a sufficient linear output voltage range is required from V_{REF} to both ground and the power supply. Design parameters for this example application are shown in [表 10-4](#) along with the calculated output range.

表 10-4. Example Application Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
$Swing_{VS}$	0.2 V
$Swing_{GND}$	0.05 V
$V_{OUT,max}$	4.7 V
$V_{OUT,min}$	0.05 V
$V_{OUT,max} - V_{OUT,min}$	4.65 V

These design parameters result in a maximum linear output voltage swing of 4.65 V. To determine which sensitivity variant of the TMCS1100-Q1 most fully uses this linear range, calculate the maximum current range by [方程式 31](#) for a unidirectional current ($I_{U,MAX}$), and [方程式 32](#) for a bidirectional current ($I_{B,MAX}$).

$$I_{U,MAX} = \frac{V_{OUT,max} - V_{OUT,min}}{S_{A<x>}} \quad (31)$$

$$I_{B,MAX} = \frac{V_{OUT,max} - V_{OUT,min}}{2 \times S_{A<x>}} \quad (32)$$

where

- $S_{A<x>}$ is the sensitivity of the relevant A1-A4 variant.

[表 10-5](#) shows such calculation for each gain variant of the TMCS1100-Q1 with the appropriate sensitivities.

表 10-5. Maximum Full-Scale Current Ranges With 4.65-V Output Range

SENSITIVITY VARIANT	SENSITIVITY	$I_{U,MAX}$	$I_{B,MAX}$
TMCS1100A1-Q1	50 mV/A	93 A	±46.5 A
TMCS1100A2-Q1	100 mV/A	46.5 A	±23.2A
TMCS1100A3-Q1	200 mV/A	23.2 A	±11.6A
TMCS1100A4-Q1	400 mV/A	11.6 A	±5.8 A

In general, select the highest sensitivity variant that provides for the desired full-scale current range. For the design parameters in this example, the TMCS1100A2-Q1 with a sensitivity of 0.1 V/A is the proper selection because the maximum-calculated ± 23.2 A linear measurable range is sufficient for the desired ± 20 -A full-scale current.

After selecting the appropriate sensitivity variant for the application, the zero-current reference voltage defined by the V_{REF} input pin is defined. Manipulating 方程式 28 and using the linear range defined by $V_{OUT,max}$, $V_{OUT,min}$, and the full-scale input current, $I_{IN,FS}$, calculate the maximum and minimum V_{REF} voltages allowed to remain within the linear measurement range, shown in 方程式 33 and 方程式 34.

$$V_{REF,max} = V_{OUT,max} - |I_{IN,FS}| \times S \quad (33)$$

$$V_{REF,min} = V_{OUT,min} + |I_{IN,FS}| \times S \quad (34)$$

Any value of V_{REF} can be chosen between $V_{REF,max}$ and $V_{REF,min}$ to maintain the required linear sensing range. If the allowable V_{REF} range is not wide enough or does not include a desired V_{REF} voltage, the analysis must be repeated with a lower sensitivity variant of the TMCS1100-Q1. 方程式 28 can be manipulated to solve for the maximum allowable current in either direction by using the selected V_{REF} voltage and the maximum linear voltage ranges as in 方程式 35 and 方程式 36.

$$I_{MAX+} = \frac{V_{OUT,max} - V_{REF}}{S} \quad (35)$$

$$I_{MAX-} = \frac{V_{OUT,min} - V_{REF}}{S} \quad (36)$$

表 10-6 shows the respective values for the example design parameters in 表 10-4. In this case, a V_{REF} of 2.5 V has been selected such that the zero current output is half of the nominal power supply. This example V_{REF} design value provides a linear input current-sensing range of -24.5 A to $+22$ A, with the positive current defined as current flowing into the IN+ pin.

表 10-6. Example VREF Limits and Associated Current Ranges

REFERENCE PARAMETER	EXAMPLE VALUE	MAXIMUM LINEAR CURRENT SENSING RANGE	
		I_{MAX+}	I_{MAX-}
$V_{REF,min}$	2.05 V	26.5 A	- 20 A
$V_{REF,max}$	2.7 V	20 A	- 26.5 A
Selected V_{REF}	2.5 V	22 A	- 24.5 A

After selecting a V_{REF} for the application design, an appropriate source must be defined. Multiple implementations are possible, but could include:

- Resistor divider from the supply voltage
- Resistor divider from an ADC full-scale reference
- Dedicated or preexisting voltage reference IC
- DAC or reference voltage from a system microcontroller

Each of these options has benefits, and the error terms, noise, simplicity, and cost of each implementation must be weighed. In the current design example, any of these options are potentially available as a 2.5-V V_{REF} is midrail of the power supply, a common IC reference voltage, and might already be available in the system. If the primary consideration for the current application design is to maximize precision while minimizing temperature drift and noise, a dedicated voltage reference must be chosen. For this case, the [LM4030C-2.5](#) can be chosen for to optimize system accuracy without significant cost addition. [图 10-3](#) depicts the current-sense system design as discussed.




图 10-3. TMCS1100-Q1 Example Current-Sense System Design

11 Power Supply Recommendations

The TMCS1100-Q1 only requires a power supply (V_S) on the low-voltage isolated side, which powers the analog circuitry independent of the isolated current input. V_S determines the full-scale output range of the analog output V_{OUT} , and can be supplied with any voltage between 3 V and 5.5 V. To filter noise in the power-supply path, place a low-ESR decoupling capacitor of 0.1 μ F between V_S and GND pins as close as possible to the supply and ground pins of the device. To compensate for noisy or high-impedance power supplies, add more decoupling capacitance.

The TMCS1100-Q1 power supply V_S can be sequenced independently of current flowing through the input. However, there is a typical 25-ms delay between V_S reaching the recommended operating voltage and the analog output being valid. Within this delay V_{OUT} transfers from a high impedance state to the active drive state, during which time the output voltage could transition between GND and V_S . If this behavior must be avoided, a stable supply voltage to V_S should be provided for longer than 25 ms prior to applying input current.

12 Layout

12.1 Layout Guidelines

The TMCS1100-Q1 is specified for a continuous current handling capability on the [TMCS1100EVM](#), which uses 3-oz copper pour planes. This current capability is fundamentally limited by the maximum device junction temperature and the thermal environment, primarily the PCB layout and design. To maximize current-handling capability and thermal stability of the device, take care with PCB layout and construction to optimize the thermal capability. Efforts to improve the thermal performance beyond the design and construction of the [TMCS1100EVM](#) can result in increased continuous-current capability due to higher heat transfer to the ambient environment. Keys to improving thermal performance of the PCB include:

- Use large copper planes for both input current path and isolated power planes and signals.
- Use heavier copper PCB construction.
- Place thermal via *farms* around the isolated current input.
- Provide airflow across the surface of the PCB.

The TMCS1100-Q1 senses external magnetic fields, so make sure to minimize adjacent high-current traces in close proximity to the device. The input current trace can contribute additional magnetic field to the sensor if the input current traces are routed parallel to the vertical axis of the package. 图 12-1 illustrates the most optimal input current routing into the TMCS1100-Q1. As the angle that the current approaches the device deviates from 0° to the horizontal axis, the current trace contributes some additional magnetic field to the sensor, increasing the effective sensitivity of the device. If current must be routed parallel to the package vertical axis, move the routing away from the package to minimize the impact to the sensitivity of the device. Terminate the input current path directly underneath the package lead footprint, and use a merged copper input trace for both the IN+ and IN- inputs.




图 12-1. Magnetic Field Generated by Input Current Trace

In addition to thermal and magnetic optimization, make sure to consider the PCB design required creepage and clearance for system-level isolation requirements. Maintain required creepage between solder stencils, as shown in 图 12-2, if possible. If not possible to maintain required PCB creepage between the two isolated sides at board level, add additional slots or grooves to the board. If more creepage and clearance is required for system isolation levels than is provided by the package, the entire device and solder mask can be encapsulated with an overmold compound to meet system-level requirements.




图 12-2. Layout for System Creepage Requirements

12.2 Layout Example

An example layout, shown in 图 12-3, is from the [TMCS1100EVM](#). Device performance is targeted for thermal and magnetic characteristics of this layout, which provides optimal current flow from the terminal connectors to the device input pins while large copper planes enhance thermal performance.




图 12-3. Recommended Board Top (Left) and Bottom (Right) Plane Layout

13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

For development tool support see the following:

- [TMCS1100EVM](#)
- [TMCS1100 TI-TINA Model](#)
- [TMCS1100 TINA-TI Reference Design](#)

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TMCS1100EVM User's Guide](#)
- Texas Instruments, [Enabling Precision Current Sensing Designs with Nonratiometric Magnetic Current Sensors](#)
- Texas Instruments, [Low-Drift, Precision, In-Line Isolated Magnetic Motor Current Measurements](#)
- Texas Instruments, [Isolation Glossary](#)

13.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

13.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



D0008B

PACKAGE OUTLINE
SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT**D0008B****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4221445/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TMCS1100A1QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A1
TMCS1100A1QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A1
TMCS1100A2QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A2
TMCS1100A2QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A2
TMCS1100A3QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A3
TMCS1100A3QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A3
TMCS1100A4QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A4
TMCS1100A4QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	Q100A4

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMCS1100-Q1 :

- Catalog : [TMCS1100](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

D0008A**PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司