


OPA387 超高精度、零漂移、低输入偏置电流运算放大器

1 特性

- 超低失调电压： $\pm 2\mu\text{V}$ (最大值, 已测试)
- 零漂移： $\pm 0.003\mu\text{V}/^\circ\text{C}$
- 低输入偏置电流： 150pA (最大值, 已测试)
- 低噪声： 1 kHz 时为 $8.5\text{ nV}/\sqrt{\text{Hz}}$
- 无 $1/f$ 噪声： $177\text{ nV}_{\text{PP}}$ (0.1 Hz 至 10 Hz)
- 共模输入范围超出电源轨 $\pm 100\text{ mV}$
- 增益带宽： 5.7 MHz
- 静态电流：每个放大器 $570\mu\text{A}$
- 单电源： 1.7 V 至 5.5 V
- 双电源： $\pm 0.85\text{ V}$ 至 $\pm 2.75\text{ V}$
- 输入已滤除 EMI 和 RFI

2 应用

- [电子温度计](#)
- [称重计](#)
- [温度变送器](#)
- [呼吸机](#)
- [数据采集 \(DAQ\)](#)
- [半导体测试](#)
- [实验室和现场仪表](#)
- [商用网络和服务服务器 PSU](#)
- [模拟输入模块](#)
- [压力变送器](#)



OPA387 是一款超低失调、低噪声 ADC 驱动器

3 说明

OPA387、OPA2387 和 OPA4387 (OPAx387) 精密放大器系列提供出色的性能。通过零漂移技术, OPAx387 的失调电压和失调漂移可提供出色的长期稳定性。仅需 $570\mu\text{A}$ 的静态电流, OPAx387 就能实现 5.7 MHz 的带宽、 $8.5\text{ nV}/\sqrt{\text{Hz}}$ 的宽带噪声和 $177\text{ nV}_{\text{PP}}$ 的 $1/f$ 噪声。这些规格对于在 16 位至 24 位模数转换器 (ADC) 中实现超高精度和不降低线性度至关重要。OPAx387 在温度范围内具有平坦的偏置电流; 因此, 高输入阻抗应用在温度范围内几乎不需校准。


所有版本的额定工作温度范围均为 -40°C 至 $+125^\circ\text{C}$ 。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
OPA387	DFN (6) ⁽²⁾	$1.50\text{ mm} \times 1.50\text{ mm}$
	SOT-23 (5)	$2.90\text{ mm} \times 1.60\text{ mm}$
OPA2387	SOIC (8) ⁽²⁾	$4.90\text{ mm} \times 3.90\text{ mm}$
	VSSOP (8)	$3.00\text{ mm} \times 3.00\text{ mm}$
	WSON (8)	$2.00\text{ mm} \times 2.00\text{ mm}$
OPA4387	TSSOP (14)	$5.00\text{ mm} \times 4.40\text{ mm}$

(1) 如需了解所有可用封装, 请参阅数据表末尾的封装选项附录。

(2) 封装为预发布版。



超低输入失调电压

c110



Table of Contents

1 特性	1	7.4 Device Functional Modes	17
2 应用	1	8 Application and Implementation	18
3 说明	1	8.1 Application Information.....	18
4 Revision History	2	8.2 Typical Applications.....	18
5 Pin Configuration and Functions	4	9 Power Supply Recommendations	21
6 Specifications	7	10 Layout	21
6.1 Absolute Maximum Ratings.....	7	10.1 Layout Guidelines.....	21
6.2 ESD Ratings.....	7	10.2 Layout Example.....	21
6.3 Recommended Operating Conditions.....	7	11 Device and Documentation Support	22
6.4 Thermal Information: OPA387.....	8	11.1 Device Support.....	22
6.5 Thermal Information: OPA2387.....	8	11.2 Documentation Support.....	22
Thermal Information: OPA4387.....	8	11.3 接收文档更新通知.....	22
6.6 Electrical Characteristics.....	9	11.4 支持资源.....	22
6.7 Typical Characteristics.....	11	11.5 Trademarks.....	22
7 Detailed Description	16	11.6 Electrostatic Discharge Caution.....	22
7.1 Overview.....	16	11.7 术语表.....	23
7.2 Functional Block Diagram.....	16	12 Mechanical, Packaging, and Orderable Information	23
7.3 Feature Description.....	17		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (December 2021) to Revision F (February 2022) Page

- 添加了 OPA2387 DSG (WS0N-8) 封装和相关内容..... **1**

Changes from Revision D (October 2021) to Revision E (December 2021) Page

- 将 OPA4387 器件状态从“预告信息 (预发布)”更改为“量产数据 (正在供货)”..... **1**

Changes from Revision C (October 2021) to Revision D (October 2021) Page

- 添加了 OPA4387 预告信息 (预发布) 器件和相关内容..... **1**
- 将低输入偏置电流的“特性”要点从 135pA 更改为 150pA..... **1**
- Deleted input offset voltage MAX values for over temperature and common-mode voltage test conditions for clarity..... **9**
- Added input offset voltage over temperature TYP value to represent performance shown in typical characteristics..... **9**
- Changed maximum input bias current for OPA387 and OPA2387 from 135 pA to 150 pA..... **9**
- Changed maximum input offset current for OPA387 and OPA2387 from 270 pA to 300 pA..... **9**
- Changed maximum open-loop voltage gain for OPA387 and OPA2387 from 132 dB to 135 dB..... **9**
- Changed settling time to 0.01% from 2.5 μ s to 5.5 μ s..... **9**
- Changed high linearity output swing from rail for $R_L = 2\text{ k}\Omega$ from 75 mV to 150 mV..... **9**
- Changed short-circuit current for OPA387 at $V_S = 1.7\text{ V}$ from $\pm 25\text{ mA}$ to $\pm 15\text{ mA}$ **9**
- Added open-loop output impedance at 1 MHz..... **9**
- Changed Figure 6-13, *PSRR and CMRR vs Frequency*, to fit to CMRR and PSRR specifications in the *Electrical Characteristic* table..... **11**
- Changed Figure 6-24, *Phase Margin vs Capacitive Load*, to add test condition..... **11**

Changes from Revision B (August 2021) to Revision C (October 2021) Page

- 将 OPA387 从预告信息 (预发布) 更改为量产数据 (正在供货)..... **1**

Changes from Revision A (December 2020) to Revision B (August 2021)

Page

-
- 添加了 OPA387 预告信息 (预发布) 器件和相关内容..... [1](#)
-

5 Pin Configuration and Functions




图 5-1. OPA387: DBV (5-Pin SOT-23) Package, Top View

表 5-1. Pin Functions: OPA387

PIN		TYPE	DESCRIPTION
NAME	NO.		
- IN	4	Input	Inverting input
+IN	3	Input	Noninverting input
NC	—	—	No internal connection (can be left floating)
OUT	1	Output	Output
V -	2	Power	Negative (lowest) power supply
V+	5	Power	Positive (highest) power supply




图 5-2. OPA2387: DGK (8-Pin VSSOP) Package, Top View




图 5-3. OPA2387: DSG (8-Pin WSON With Exposed Thermal Pad) Package, Top View

表 5-2. Pin Functions: OPA2387

PIN			TYPE	DESCRIPTION
NAME	NO.			
	DGK (VSSOP)	DSG (WSON)		
– IN A	2	2	Input	Inverting input, channel A
– IN B	6	6	Input	Inverting input, channel B
+IN A	3	3	Input	Noninverting input, channel A
+IN B	5	5	Input	Noninverting input, channel B
OUT A	1	1	Output	Output, channel A
OUT B	7	7	Output	Output, channel B
V –	4	4	Power	Negative (lowest) power supply
V+	8	8	Power	Positive (highest) power supply

表 5-2. Pin Functions: OPA2387 (continued)

PIN			TYPE	DESCRIPTION
NAME	NO.			
	DGK (VSSOP)	DSG (WSON)		
Thermal Pad	—	Thermal pad	—	Connect thermal pad to V _{SS}




图 5-4. OPA4387: PW (14-Pin TSSOP) Package, Top View

表 5-3. Pin Functions: OPA4387

PIN		TYPE	DESCRIPTION
NAME	NO.		
- IN A	2	Input	Inverting input, channel A
- IN B	6	Input	Inverting input, channel B
- IN C	9	Input	Inverting input, channel C
- IN D	13	Input	Inverting input, channel D
+IN A	3	Input	Noninverting input, channel A
+IN B	5	Input	Noninverting input, channel B
+IN C	10	Input	Noninverting input, channel C
+IN D	12	Input	Noninverting input, channel D
OUT A	1	Output	Output, channel A
OUT B	7	Output	Output, channel B
OUT C	8	Output	Output, channel C
OUT D	14	Output	Output, channel D
V -	11	Power	Negative (lowest) power supply
V+	4	Power	Positive (highest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage, V _S = (V ⁺) – (V [–])	Single-supply		6	V
		Dual-supply		±3	
	Input voltage, all pins	Common-mode	(V [–]) – 0.5	(V ⁺) + 0.5	V
		Differential		(V ⁺) – (V [–]) + 0.2	
	Input current, all pins			±10	mA
	Output short circuit ⁽²⁾		Continuous	Continuous	
T _A	Operating temperature		– 55	150	°C
T _J	Junction temperature		– 55	150	°C
T _{stg}	Storage temperature		– 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _S	Supply voltage, V _S = (V ⁺) – (V [–])	Single-supply	1.7		5.5	V
		Dual-supply	±0.85		±2.75	
T _A	Specified temperature		– 40		125	°C

6.4 Thermal Information: OPA387

THERMAL METRIC ⁽¹⁾		OPA387	UNIT
		DBV (SOT-23)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	187.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	107.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	33.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	57.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Thermal Information: OPA2387

THERMAL METRIC ⁽¹⁾		OPA2387		UNIT
		DGK (VSSOP)	DSG (WSON)	
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	165	71.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53	88.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87	39.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.9	3.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	85	39.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	14.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

Thermal Information: OPA4387

THERMAL METRIC ⁽¹⁾		OPA4387	UNIT
		PW (TSSOP)	
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	54.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_S = 1.7\text{ V}$ to 5.5 V , $V_{CM} = V_S / 2$, $V_{OUT} = V_S / 2$, and min and max specification established from manufacturing final test (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET VOLTAGE							
V _{OS}	Input offset voltage	V _S = 5.5 V			±0.25	±2	μV
		V _S = 1.7 V			±0.35	±2.5	
		T _A = - 40°C to +125°C ⁽¹⁾			±0.4		
dV _{OS} /dT	Input offset voltage drift	T _A = - 40°C to +125°C ⁽¹⁾	OPA387, OPA2387		±0.003	±0.012	μ V/°C
			OPA4387			±0.018	
PSRR	Power supply rejection ratio	OPA387, OPA2387			±0.05	±0.35	μ V/V
		OPA4387				±0.5	
		T _A = - 40°C to +125°C ⁽¹⁾				±1	
INPUT BIAS CURRENT							
I _B	Input bias current	OPA387, OPA2387			±30	±150	pA
		OPA4387				±300	
		T _A = - 40°C to +125°C ⁽¹⁾	OPA387, OPA2387			±200	
			OPA4387			±350	
I _{OS}	Input offset current	OPA387, OPA2387			±60	±300	pA
		OPA4387				±500	
		T _A = - 40°C to +125°C ⁽¹⁾	OPA387, OPA2387			±400	
			OPA4387			±700	
NOISE							
	Input voltage noise	f = 0.1 Hz to 10 Hz			177		nV _{PP}
					27		nV _{RMS}
e _N	Input voltage noise density	f = 1 Hz			8.5		nV/ √ Hz
		f = 10 Hz			8.5		
		f = 100 Hz			8.5		
		f = 1 kHz			8.5		
i _N	Input current noise	f = 1 kHz			70		fA/ √ Hz
INPUT VOLTAGE							
V _{CM}	Common-mode voltage range	V _S = 1.7 V		(V -) - 0.1		(V+)	V
		V _S = 5.5 V		(V -) - 0.2		(V+) + 0.1	
CMRR	Common-mode rejection ratio	(V -) - 0.1 V < V _{CM} < (V+), V _S = 1.7 V		115	138		dB
		(V -) - 0.2 V < V _{CM} < (V+) + 0.1 V, V _S = 5.5 V	OPA387, OPA2387	140	150		
			OPA4387	130			
		(V -) - 0.1 V < V _{CM} < (V+), T _A = - 40°C to +125°C ⁽¹⁾		110	132		
		(V -) - 0.2 V < V _{CM} < (V+) + 0.1, V _S = 5.5 V, T _A = - 40°C to +125°C ⁽¹⁾		130			
INPUT CAPACITANCE							
Z _{ID}	Differential				100 3		M Ω pF
Z _{ICM}	Common-mode				60 3		G Ω pF
OPEN-LOOP GAIN							
A _{OL}	Open-loop voltage gain	(V -) + 100 mV < V _{OUT} < (V+) - 100 mV	OPA387, OPA2387	135	145		dB
			OPA4387	120			
			T _A = - 40°C to +125°C ⁽¹⁾	125			
		(V -) + 150 mV < V _{OUT} < (V+) - 150 mV, R _L = 2 kΩ	OPA387, OPA2387	132	145		
			OPA4387	120			
			T _A = - 40°C to +125°C ⁽¹⁾	125			

OPA387, OPA2387, OPA4387

ZHCSMQ4F - NOVEMBER 2020 - REVISED FEBRUARY 2022

6.6 Electrical Characteristics (continued)

 at $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$ connected to $V_S / 2$, $V_S = 1.7\text{ V}$ to 5.5 V , $V_{CM} = V_S / 2$, $V_{OUT} = V_S / 2$, and min and max specification established from manufacturing final test (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
FREQUENCY RESPONSE							
GBW	Gain-bandwidth product			5.7			MHz
SR	Slew rate	4-V step, G = +1		2.8			V/ μ s
t _S	Settling time	To 0.1%, 1-V step , G = +1		1.5			μ s
		To 0.01%, 1-V step , G = +1		5.5			
	Overload recovery time	V _{IN} × G > V _S		500			ns
	Chopping clock frequency ⁽¹⁾			100	150		kHz
THD+N	Total harmonic distortion + noise	V _{OUT} = 1 V _{RMS} , G = +1, f = 1 kHz		0.002 %			
OUTPUT							
	Voltage output swing from rail	No load	OPA387, OPA2387	1		10	mV
			OPA4387			20	
				5		30	
		R _L = 2 kΩ	OPA387, OPA2387	20		60	
			OPA4387			60	
		T _A = - 40°C to +125°C ⁽¹⁾				30	
	High linearity output swing range ⁽¹⁾	A _{OL} > 120 dB		(V -) + 0.075	(V+) - 0.075	V	
			R _L = 2 k Ω	(V -) + 0.150	(V+) - 0.150		
I _{sc}	Short-circuit current	V _S = 5.5 V		±55		mA	
		V _S = 1.7 V	OPA2387DGK	±25			
			OPA387, OPA2387DSG, OPA4387	±15			
	Phase margin	C _L = 100 pF, G = +1		40		degrees	
R _O	Open-loop output impedance	f = 1 MHz		250		Ω	
POWER SUPPLY							
I _Q	Quiescent current per amplifier	I _O = 0 mA		570		675	μ A
			T _A = - 40°C to 125°C ⁽¹⁾			700	
	Turn-on time	At V _S = 5.5 V, V _S ramp rate > 0.3 V/μs, settle to 1%		25		100	μ s

(1) Specification established from device population bench system measurements across multiple lots.

6.7 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.75\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 50\text{ pF}$ (unless otherwise noted)




图 6-1. Offset Voltage Distribution




图 6-2. Offset Voltage Distribution




图 6-3. Offset Voltage Distribution




图 6-4. Offset Voltage Drift Distribution




图 6-5. Offset Voltage vs Temperature




图 6-6. Offset Voltage vs Common-Mode Voltage

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.75\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 50\text{ pF}$ (unless otherwise noted)




图 6-7. Offset Voltage vs Supply Voltage




图 6-8. Open-Loop Gain and Phase vs Frequency




图 6-9. Open-Loop Gain vs Temperature




图 6-10. Closed-Loop Gain vs Frequency




图 6-11. Input Bias Current vs Common-Mode Voltage




图 6-12. CMRR vs Temperature

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.75\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 50\text{ pF}$ (unless otherwise noted)




图 6-13. PSRR and CMRR vs Frequency




图 6-14. 0.1-Hz to 10-Hz Noise




图 6-15. Input Voltage Noise Spectral Density vs Frequency




图 6-16. Channel-to-Channel Crosstalk




图 6-17. THD+N Ratio vs Frequency




图 6-18. THD+N vs Output Amplitude

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.75\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 50\text{ pF}$ (unless otherwise noted)




图 6-19. Quiescent Current vs Supply Voltage




图 6-20. Quiescent Current vs Temperature




图 6-21. Open-Loop Output Impedance vs Frequency




图 6-22. Small-Signal Overshoot vs Capacitive Load




图 6-23. Small-Signal Overshoot vs Capacitive Load




图 6-24. Phase Margin vs Capacitive Load

6.7 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.75\text{ V}$, $V_{CM} = V_S / 2$, $R_{LOAD} = 10\text{ k}\Omega$ connected to $V_S / 2$, and $C_L = 50\text{ pF}$ (unless otherwise noted)




图 6-25. No Phase Reversal




图 6-26. Overload Recovery




图 6-27. Small-Signal Step Response




图 6-28. Large-Signal Step Response





图 6-29. Settling Time

7 Detailed Description

7.1 Overview

The OPAx387 family of zero-drift amplifiers is engineered with state-of-the-art, proprietary, precision zero-drift technology. These amplifiers offer ultra-low input offset voltage and drift, and achieve excellent input and output dynamic linearity. The OPAx387 operate from 1.7 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose and precision applications. The OPAx387 strengths also include a 5.7-MHz bandwidth, $8.5\text{-nV}/\sqrt{\text{Hz}}$ noise spectral density, and no $1/f$ noise, making the OPAx387 an excellent choice for interfacing with sensor modules, and buffering high-fidelity, digital-to-analog converters (DACs).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Bias Current

During normal operation, the typical input bias current of the OPAx387 is 30 pA. The device exhibits low drift over the full temperature range of -40°C to $+125^{\circ}\text{C}$. There are no antiparallel diodes between the input pins (+IN and -IN); therefore, the differential input maximum voltage is limited only by diodes connected to the supply voltage pins. However, use caution in cases where the input differential voltage exceeds the nominal operating input differential voltage. When inputs are separated, the switching offset-cancellation path internal to the amplifier exceeds normal operating conditions, and can potentially create long settling behavior upon return to normal operation. The equivalent input circuit of OPAx387 is shown in 图 7-1.




图 7-1. Equivalent Input Circuit

7.3.2 EMI Susceptibility and Input Filtering

Operational amplifiers can exhibit sensitivity to electromagnetic interference (EMI). Typically, conducted EMI (that is, EMI that enters the device through conduction) is more commonly observed than radiated EMI (that is, EMI that enters the device through radiation). When conducted EMI enters the operational amplifier, the dc offset at the amplifier output can shift from the nominal value. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPAx387 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifier response to EMI. Both common-mode and differential-mode filtering are provided by the input filter. The conducted EMI rejection of the OPAx387 is seen in 图 7-2.




图 7-2. EMI Rejection Ratio

7.4 Device Functional Modes

The OPAx387 have a single functional mode and are operational when the power-supply voltage is greater than 1.7 V (± 0.85 V). The maximum specified power-supply voltage for the OPAx387 is 5.5 V (± 2.75 V).

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The OPAx387 are unity-gain stable, precision, operational amplifiers featuring state-of-the-art, zero-drift technology. The use of proprietary zero-drift circuitry gives the benefit of low input offset voltage over time and temperature, as well as lower $1/f$ noise component. As a result of the high PSRR, the devices work well in applications that run directly from battery power without regulation. The OPAx387 family is optimized for full rail-to-rail input, allowing for low-voltage, single-supply operation or split-supply use. These miniature, high-precision, low-noise amplifiers offer high-impedance inputs that have a common-mode range 100 mV beyond the supplies without input crossover distortion, and a rail-to-rail output that swings within 5 mV of the supplies under normal test conditions. The OPAx387 precision amplifiers are designed for upstream analog signal-chain applications in low or high gains, as well as downstream signal-chain functions, such as DAC buffering.

8.1.1 Zero-Drift Clocking

The OPAx387 use an advanced zero-drift architecture to achieve ultra-low offset and offset drift. This architecture uses a clock and switches internally to create a dc error-correction path. The clocking is filtered internally, and typically not observable for most configurations. Take the following precautions to minimize clock noise in the signal chain. The clocking creates a small charge-injection pulse at the input of the amplifier; therefore, do not use high-value resistors ($> 100 \text{ k}\Omega$) in series with the inputs to avoid higher clock voltage noise at the output. The charge injection pulses are minimized when the impedance to the input pins is matched. If higher value resistors are used, then use matching impedances on both amplifier input pins.

8.2 Typical Applications

8.2.1 Bidirectional Current Sensing

This single-supply, low-side, bidirectional current-sensing design example detects load currents from -1 A to $+1 \text{ A}$. The single-ended output spans from 110 mV to 3.19 V. This design uses the OPAx387 because of the device low offset voltage and rail-to-rail input and output. One of the amplifiers is configured as a difference amplifier and the other amplifier provides the reference voltage. 图 8-1 shows the design example schematic.




图 8-1. Bidirectional Current-Sensing Schematic

8.2.1.1 Design Requirements

This solution has the following requirements:

- Supply voltage: 3.3 V
- Input: – 1 A to +1 A
- Output: 1.65 V ±1.54 V (110 mV to 3.19 V)

8.2.1.2 Detailed Design Procedure

The load current, I_{LOAD} , flows through the shunt resistor, R_{SHUNT} , to develop the shunt voltage, V_{SHUNT} . The shunt voltage is then amplified by the difference amplifier consisting of U1A and R_1 through R_4 . The gain of the difference amplifier is set by the ratio of R_4 to R_3 . To minimize errors, set $R_2 = R_4$ and $R_1 = R_3$. The reference voltage, V_{REF} , is supplied by buffering a resistor divider using U1B. The transfer function is given by [方程式 1](#).

$$V_{OUT} = V_{SHUNT} \times \text{Gain}_{\text{Diff_Amp}} + V_{REF} \quad (1)$$

where

- $V_{SHUNT} = I_{LOAD} \times R_{SHUNT}$
- $\text{Gain}_{\text{Diff_Amp}} = \frac{R_4}{R_3}$
- $V_{REF} = V_{CC} \times \left(\frac{R_6}{R_5 + R_6} \right)$

There are two types of errors in this design: gain and offset. Gain errors are introduced by the tolerance of the shunt resistor and the ratios of R_4 to R_3 and, similarly, R_2 to R_1 . Offset errors are introduced by the voltage divider (R_5 and R_6) and how closely the ratio of R_4 / R_3 matches R_2 / R_1 . The latter value affects the CMRR of the difference amplifier, ultimately translating to an offset error.

The value of V_{SHUNT} is the ground potential for the system load because V_{SHUNT} is a low-side measurement. Therefore, a maximum value must be placed on V_{SHUNT} . In this design, the maximum value for V_{SHUNT} is set to 100 mV. [方程式 2](#) calculates the maximum value of the shunt resistor given a maximum shunt voltage of 100 mV and maximum load current of 1 A.

$$R_{SHUNT(\text{Max})} = \frac{V_{SHUNT(\text{Max})}}{I_{LOAD(\text{Max})}} = \frac{100 \text{ mV}}{1 \text{ A}} = 100 \text{ m}\Omega \quad (2)$$

The tolerance of R_{SHUNT} is directly proportional to cost. For this design, a shunt resistor with a tolerance of 0.5% is selected. If greater accuracy is required, select a 0.1% resistor or better.

The load current is bidirectional; therefore, the shunt voltage range is – 100 mV to +100 mV. This voltage is divided down by R_1 and R_2 before reaching the operational amplifier, U1A. Make sure that the voltage present at the noninverting node of U1A is within the common-mode range of the device. Use an operational amplifier, such as the OPAx387, that has a common-mode range that extends below the negative supply voltage. The offset error is minimal because the OPAx387 has a typical offset voltage of merely $\pm 0.25 \mu\text{V}$ ($\pm 5 \mu\text{V}$, maximum).

Given a symmetric load current of – 1 A to +1 A, the voltage divider resistors, R_5 and R_6 , must be equal. To be consistent with the shunt resistor, a tolerance of 0.5% is selected. To minimize power consumption, 10-k Ω resistors are used.

To set the gain of the difference amplifier, the common-mode range and output swing of the OPAx387 must be considered. [方程式 3](#) and [方程式 4](#) depict the typical common-mode range and maximum output swing, respectively, of the OPAx387 given a 3.3-V supply.

$$-100 \text{ mV} < V_{CM} < 3.4 \text{ V} \quad (3)$$

$$100 \text{ mV} < V_{OUT} < 3.2 \text{ V} \quad (4)$$

The gain of the difference amplifier can now be calculated as shown in 方程式 5.

$$\text{Gain}_{\text{Diff_Amp}} = \frac{V_{\text{OUT_Max}} - V_{\text{OUT_Min}}}{R_{\text{SHUNT}} \times (I_{\text{MAX}} - I_{\text{MIN}})} = \frac{3.2 \text{ V} - 100 \text{ mV}}{100 \text{ m}\Omega \times [1 \text{ A} - (-1 \text{ A})]} = 15.5 \frac{\text{V}}{\text{V}} \quad (5)$$

The resistor value selected for R_1 and R_3 is $1 \text{ k}\Omega$. $15.4 \text{ k}\Omega$ is selected for R_2 and R_4 because this number is the nearest standard value. Therefore, the ideal gain of the difference amplifier is 15.4 V/V .

The gain error of the circuit primarily depends on R_1 through R_4 . As a result of this dependence, 0.1% resistors were selected. This configuration reduces the likelihood that the design requires a two-point calibration. A simple one-point calibration, if desired, removes the offset errors introduced by the 0.5% resistors.

8.2.1.3 Application Curve




图 8-2. Bidirectional Current-Sensing Circuit Performance: Output Voltage vs Input Current

8.2.2 Load Cell Measurement

图 8-3 shows the OPAx387 in a high-CMRR dual-op amp instrumentation amplifier with a trim resistor and six-wire load cell for precision measurement.




图 8-3. Load Cell Measurement Schematic

9 Power Supply Recommendations

The OPAx387 family of devices is specified for operation from 1.7 V to 5.5 V for single supplies, and ± 0.85 V to ± 2.75 V for dual supplies. Key parameters that can exhibit significant variance with regard to operating voltage are presented in 节 6.7.

CAUTION

Supply voltages greater than 6 V can permanently damage the device (see 节 6.1).

10 Layout

10.1 Layout Guidelines

Pay attention to good layout practice. Keep traces short and, when possible, use a printed-circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1- μ F capacitor close to the supply pins. These guidelines must be applied throughout the analog circuit to improve performance, and provide benefits such as reducing the electromagnetic interference (EMI) susceptibility.

For lowest offset voltage and precision performance, optimize circuit layout and mechanical conditions. Avoid temperature gradients that create thermoelectric (Seebeck) effects in the thermocouple junctions formed from connecting dissimilar conductors. Cancel these thermally-generated potentials by making sure that the potentials are equal on both input pins. Other layout and design considerations include:

- Use low thermoelectric-coefficient conditions (avoid dissimilar metals).
- Thermally isolate components from power supplies or other heat sources.
- Shield operational amplifier and input circuitry from air currents, such as cooling fans.

Follow these guidelines to reduce the likelihood of junctions being at different temperatures, which can cause thermoelectric voltage drift of 0.1 μ V/ $^{\circ}$ C or higher depending on materials used.

10.2 Layout Example




图 10-1. Schematic Representation




图 10-2. Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

11.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI™ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA™ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

备注

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the [TINA-TI™ software folder](#).

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following: Texas Instruments, [Circuit board layout techniques](#)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.5 Trademarks

TINA-TI™ and TI E2E™ are trademarks of Texas Instruments.

TINA™ is a trademark of DesignSoft, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

[TI 术语表](#)

本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
OPA2387DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2B2T
OPA2387DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2B2T
OPA2387DGKT	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2B2T
OPA2387DGKT.A	Active	Production	VSSOP (DGK) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2B2T
OPA2387DR	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OP2387
OPA2387DR.A	Active	Production	SOIC (D) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OP2387
OPA2387DSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2N3H
OPA2387DSGR.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2N3H
OPA2387DSGT	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2N3H
OPA2387DSGT.A	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2N3H
OPA387DBVR	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2IMT
OPA387DBVR.A	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2IMT
OPA387DBVT	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2IMT
OPA387DBVT.A	Active	Production	SOT-23 (DBV) 5	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	2IMT
OPA4387PWR	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	OPA4387
OPA4387PWR.A	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	OPA4387
OPA4387PWT	Active	Production	TSSOP (PW) 14	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	OPA4387
OPA4387PWT.A	Active	Production	TSSOP (PW) 14	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	OPA4387

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2387DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA2387DGKT	VSSOP	DGK	8	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
OPA2387DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2387DSGR	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA2387DSGT	WSO	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA387DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA387DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA4387PWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4387PWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2387DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2387DGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
OPA2387DR	SOIC	D	8	3000	356.0	356.0	35.0
OPA2387DSGR	WSO	DSG	8	3000	210.0	185.0	35.0
OPA2387DSGT	WSO	DSG	8	250	210.0	185.0	35.0
OPA387DBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
OPA387DBVT	SOT-23	DBV	5	250	190.0	190.0	30.0
OPA4387PWR	TSSOP	PW	14	3000	356.0	356.0	35.0
OPA4387PWT	TSSOP	PW	14	250	210.0	185.0	35.0




D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PW0014A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



SOT-23 - 1.45 mm max height

Front View:

- Overall dimensions: 3.0 x 2.6
- Pin locations: 1, 2, 3, 4, 5
- Feature table:

$\oplus$	0.2	$\textcircled{M}$	C	A	B
----------	-----	-------------------	---	---	---
- Dimensions: 1.9, 2X 0.95, 5X 0.5, 0.3, 1.75, 1.45, 3.05, 2.75, 0.1, 0.15
- Feature: PIN 1 INDEX AREA
- Note: NOTE 5

Side View:

- Chamfer: 4X 0°-15°
- Dimension: 0.15 TYP

End View:

- Chamfer: 4X 4°-15°
- Dimension: 0.22 TYP
- SEATING PLANE

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT



DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司