

CY54FCT543T, CY74FCT543T
8-BIT LATCHED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001


- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 3-State Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Separation Controls for Data Flow in Each Direction
- Back-to-Back Latches for Storage
- CY54FCT543T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT543T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

description

The 'FCT543T octal latched transceivers contain two sets of eight D-type latches with separate latch-enable (\overline{LEAB} , \overline{LEBA}) and output-enable (\overline{OEAB} , \overline{OEBA}) inputs for each set to permit independent control of input and output in either direction of data flow. For data flow from A to B, for example, the A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to take data from B, as indicated in the function table. With \overline{CEAB} low, a low signal on the A-to-B latch-enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent low-to-high transition of the \overline{LEAB} signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} low, the 3-state B-output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

CY54FCT543T . . . D PACKAGE
CY74FCT543T . . . Q OR SO PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated
 On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

**CY54FCT543T, CY74FCT543T
8-BIT LATCHED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

PIN DESCRIPTION

| NAME | DESCRIPTION |
|-------------|--|
| <u>OEAB</u> | A-to-B output-enable input (active low) |
| <u>OEBA</u> | B-to-A output-enable input (active low) |
| <u>CEAB</u> | A-to-B enable input (active low) |
| <u>CEBA</u> | B-to-A enable input (active low) |
| <u>LEAB</u> | A-to-B latch-enable input (active low) |
| <u>LEBA</u> | B-to-A latch-enable input (active low) |
| A | A-to-B data inputs or B-to-A 3-state outputs |
| B | B-to-A data inputs or A-to-B 3-state outputs |

ORDERING INFORMATION

| TA | PACKAGE [†] | | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|----------------------|---------------|------------|-----------------------|------------------|
| –40°C to 85°C | QSOP – Q | Tape and reel | 5.3 | CY74FCT543CTQCT | FCT543C |
| | SOIC – SO | Tube | 5.3 | CY74FCT543CTSOC | FCT543C |
| | | Tape and reel | 5.3 | CY74FCT543CTSOCT | |
| | QSOP – Q | Tape and reel | 6.5 | CY74FCT543ATQCT | FCT543A |
| | SOIC – SO | Tube | 6.5 | CY74FCT543ATSOC | FCT543A |
| | | Tape and reel | 6.5 | CY74FCT543ATSOCT | |
| | QSOP – Q | Tape and reel | 8.5 | CY74FCT543TQCT | FCT543 |
| –55°C to 125°C | SOIC – SO | Tube | 8.5 | CY74FCT543TSOC | FCT543 |
| | | Tape and reel | 8.5 | CY74FCT543TSOCT | |
| | CDIP – D | Tube | 10 | CY54FCT543TDMB | |
| | | Tube | 10 | CY54FCT543TLMB | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE[‡]


| INPUTS | | | LATCH A TO B [§] | OUTPUT B |
|--------|------|------|------------------------------|-------------------|
| CEAB | LEAB | OEAB | | |
| H | X | X | Storing | Z |
| X | H | X | Storing | X |
| X | X | H | X | Z |
| L | L | L | Transparent | Current A inputs |
| L | H | L | Storing | Previous A inputs |

H = High logic level, L = Low logic level, X = Don't care,
Z = High-impedance state

[‡] A-to-B data flow shown; B-to-A flow control is the same, except uses CEBA, LEBA, and OEBA.

[§] Before LEAB low-to-high transition

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

| | | CY54FCT543T | | | CY74FCT543T | | | UNIT |
|-----------------|--------------------------------|-------------|-----|-----|-------------|-----|------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| V _{IH} | High-level input voltage | 2 | | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| I _{OH} | High-level output current | | | -12 | | | -32 | mA |
| I _{OL} | Low-level output current | | | 48 | | | 64 | mA |
| T _A | Operating free-air temperature | -55 | | 125 | -40 | | 85 | °C |

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

CY54FCT543T, CY74FCT543T
8-BIT LATCHED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | CY54FCT543T | | | CY74FCT543T | | | UNIT |
|--------------------|--|--------------------------|------|------|-------------|------|------|------------|
| | | MIN | TYP† | MAX | MIN | TYP† | MAX | |
| V _{IK} | V _{CC} = 4.5 V, I _{IN} = -18 mA | | -0.7 | -1.2 | | | | V |
| | V _{CC} = 4.75 V, I _{IN} = -18 mA | | | | -0.7 | -1.2 | | |
| V _{OH} | V _{CC} = 4.5 V, I _{OH} = -12 mA | 2.4 | 3.3 | | | | | V |
| | V _{CC} = 4.75 V | I _{OH} = -32 mA | | | 2 | | | |
| | | I _{OH} = -15 mA | | | 2.4 | 3.3 | | |
| V _{OL} | V _{CC} = 4.5 V, I _{OL} = 48 mA | 0.3 | 0.55 | | | | | V |
| | V _{CC} = 4.75 V, I _{OL} = 64 mA | | | | 0.3 | 0.55 | | |
| V _{hys} | All inputs | 0.2 | | | 0.2 | | | V |
| I _I | V _{CC} = 5.5 V, V _{IN} = V _{CC} | | 5 | | | | | μA |
| | V _{CC} = 5.25 V, V _{IN} = V _{CC} | | | | | | 5 | |
| I _{IH} | V _{CC} = 5.5 V, V _{IN} = 2.7 V | | ±1 | | | | | μA |
| | V _{CC} = 5.25 V, V _{IN} = 2.7 V | | | | | | ±1 | |
| I _{IL} | V _{CC} = 5.5 V, V _{IN} = 0.5 V | | ±1 | | | | | μA |
| | V _{CC} = 5.25 V, V _{IN} = 0.5 V | | | | | | ±1 | |
| I _{OZH} | V _{CC} = 5.5 V, V _{OUT} = 2.7 V | 10 | | | | | | μA |
| | V _{CC} = 5.25 V, V _{OUT} = 2.7 V | | | | 10 | | | |
| I _{OZL} | V _{CC} = 5.5 V, V _{OUT} = 0.5 V | | -10 | | | | | μA |
| | V _{CC} = 5.25 V, V _{OUT} = 0.5 V | | | | | | -10 | |
| I _{OS} ‡ | V _{CC} = 5.5 V, V _{OUT} = 0 V | -60 | -120 | -225 | | | | mA |
| | V _{CC} = 5.25 V, V _{OUT} = 0 V | | | | -60 | -120 | -225 | |
| I _{off} | V _{CC} = 0 V, V _{OUT} = 4.5 V | | ±1 | | | | ±1 | μA |
| I _{CC} | V _{CC} = 5.5 V, V _{IN} ≤ 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V | 0.1 | 0.2 | | | | | mA |
| | V _{CC} = 5.25 V, V _{IN} ≤ 0.2 V, V _{IN} ≥ V _{CC} - 0.2 V | | | | 0.1 | 0.2 | | |
| ΔI _{CC} | V _{CC} = 5.5 V, V _{IN} = 3.4 V§, f ₁ = 0, Outputs open | 0.5 | 2 | | | | | mA |
| | V _{CC} = 5.25 V, V _{IN} = 3.4 V§, f ₁ = 0, Outputs open | | | | 0.5 | 2 | | |
| I _{CCD} ¶ | V _{CC} = 5.5 V, Outputs open, One input switching at 50% duty cycle, CEAB and OEAB = low, CEBA = high, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V | 0.06 | 0.12 | | | | | mA/ MHz |
| | V _{CC} = 5.25 V, Outputs open, One input switching at 50% duty cycle, CEAB and OEAB = low, CEBA = high, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} - 0.2 V | | | | 0.06 | 0.12 | | |

† Typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

¶ This parameter is derived for use in total power-supply calculations.



CY54FCT543T, CY74FCT543T
8-BIT LATCHED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

| PARAMETER | TEST CONDITIONS | CY54FCT543T | | | CY74FCT543T | | | UNIT |
|-----------------|---|--|--|-----|--------------------|------------------|--------------------|------|
| | | MIN | TYP [†] | MAX | MIN | TYP [†] | MAX | |
| IC [#] | V _{CC} = 5.5 V, f ₀ = 10 MHz, Outputs open, CEAB and OEAB = low, CEBA = high, f ₀ = LEAB = 10 MHz | One bit switching at f ₁ = 5 MHz at 50% duty cycle | V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} – 0.2 V | 0.7 | 1.4 | | | mA |
| | | | V _{IN} = 3.4 V or GND | 1.2 | 3.4 | | | |
| | | Eight bits switching at f ₁ = 5 MHz at 50% duty cycle | V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} – 0.2 V | 2.8 | 5.6 | | | |
| | | | V _{IN} = 3.4 V or GND | 5.1 | 14.6 | | | |
| | V _{CC} = 5.25 V, f ₀ = 10 MHz, Outputs open, CEAB and OEAB = low, CEBA = high, f ₀ = LEAB = 10 MHz | One bit switching at f ₁ = 5 MHz at 50% duty cycle | V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} – 0.2 V | | | 0.7 | 1.4 | |
| | | | V _{IN} = 3.4 V or GND | | | 1.2 | 3.4 | |
| | | Eight bits switching at f ₁ = 5 MHz at 50% duty cycle | V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{CC} – 0.2 V | | | 2.8 | 5.6 | |
| | | | V _{IN} = 3.4 V or GND | | | 5.1 | 14.6 | |
| C _i | | | | 5 | 10 | 5 | 10 | pF |
| C _o | | | | 9 | 12 | 9 | 12 | pF |

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

[#] IC_C = I_{CC} + ΔI_{CCDHNT} + I_{CCD}(f₀/2 + f₁N₁)

I_{CC} = Quiescent current with CMOS input levels

ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

^{||} Values for these conditions are examples of the I_{CC} formula.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | CY54FCT543T | | CY74FCT543T | | CY74FCT543AT | | CY74FCT543CT | | UNIT |
|--|-------------|-----|-------------|-----|--------------|-----|--------------|-----|------|
| | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w Pulse duration, LEAB or LEBA | 5 | | 5 | | 5 | | 5 | | ns |
| t _{su} Setup time, data before LEAB↓ or LEBA↓ | 3 | | 2 | | 2 | | 2 | | ns |
| t _h Hold time, data after LEAB↓ or LEBA↓ | 2 | | 2 | | 2 | | 2 | | ns |


**CY54FCT543T, CY74FCT543T
8-BIT LATCHED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS**

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | CY54FCT543T | | CY74FCT543T | | CY74FCT543AT | | CY74FCT543CT | | UNIT |
|-----------|--|----------------|-------------|-----|-------------|------|--------------|-----|--------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_{PLH} | A or B | B or A | 2 | 10 | 2.5 | 8.5 | 2.5 | 6.5 | 2.5 | 5.3 | ns |
| t_{PHL} | | | 2 | 10 | 2.5 | 8.5 | 2.5 | 6.5 | 2.5 | 5.3 | |
| t_{PLH} | \overline{LEBA} or \overline{LEAB} | A or B | 2.5 | 14 | 2.5 | 12.5 | 2.5 | 8 | 2.5 | 7 | ns |
| t_{PHL} | | | 2.5 | 14 | 2.5 | 12.5 | 2.5 | 8 | 2.5 | 7 | |
| t_{PZH} | \overline{OEBA} or \overline{OEAB} | A or B | 2 | 14 | 2 | 12 | 2 | 9 | 2 | 8 | ns |
| t_{PZL} | | | 2 | 14 | 2 | 12 | 2 | 9 | 2 | 8 | |
| t_{PZH} | \overline{CEBA} or \overline{CEAB} | A or B | 2 | 14 | 2 | 12 | 2 | 9 | 2 | 8 | ns |
| t_{PZL} | | | 2 | 14 | 2 | 12 | 2 | 9 | 2 | 8 | |
| t_{PHZ} | \overline{OEBA} or \overline{OEAB} | A or B | 2 | 13 | 2 | 9 | 2 | 7.5 | 2 | 6.5 | ns |
| t_{PLZ} | | | 2 | 13 | 2 | 9 | 2 | 7.5 | 2 | 6.5 | |
| t_{PHZ} | \overline{CEBA} or \overline{CEAB} | A or B | 2 | 13 | 2 | 9 | 2 | 7.5 | 2 | 6.5 | ns |
| t_{PLZ} | | | 2 | 13 | 2 | 9 | 2 | 7.5 | 2 | 6.5 | |

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|---------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|-----------------------------------|
| 5962-9222101M3A | Active | Production | LCCC (FK) 28 | 42 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9222101M3A CY54FCT543TLMB |
| 5962-9222101MLA | Active | Production | CDIP (JT) 24 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9222101MLA CY54FCT543TDMB |
| CY54FCT543TDMB | Active | Production | CDIP (JT) 24 | 15 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9222101MLA CY54FCT543TDMB |
| CY54FCT543TLMB | Active | Production | LCCC (FK) 28 | 42 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 5962-9222101M3A CY54FCT543TLMB |
| CY74FCT543ATQCT | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543A |
| CY74FCT543ATQCT.B | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543A |
| CY74FCT543ATQCTG4 | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543A |
| CY74FCT543ATQCTG4.B | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543A |
| CY74FCT543ATSOC | Active | Production | SOIC (DW) 24 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543A |
| CY74FCT543ATSOC.B | Active | Production | SOIC (DW) 24 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543A |
| CY74FCT543TQCT | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543 |
| CY74FCT543TQCT.B | Active | Production | SSOP (DBQ) 24 | 2500 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT543 |
| CY74FCT543TSOC | Active | Production | SOIC (DW) 24 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543 |
| CY74FCT543TSOC.B | Active | Production | SOIC (DW) 24 | 25 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543 |
| CY74FCT543TSOCT | Active | Production | SOIC (DW) 24 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543 |
| CY74FCT543TSOCT.B | Active | Production | SOIC (DW) 24 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT543 |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CY74FCT543ATQCT | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT543ATQCTG4 | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT543TQCT | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT543TSOCT | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CY74FCT543ATQCT | SSOP | DBQ | 24 | 2500 | 356.0 | 356.0 | 35.0 |
| CY74FCT543ATQCTG4 | SSOP | DBQ | 24 | 2500 | 356.0 | 356.0 | 35.0 |
| CY74FCT543TQCT | SSOP | DBQ | 24 | 2500 | 356.0 | 356.0 | 35.0 |
| CY74FCT543TSOCT | SOIC | DW | 24 | 2000 | 350.0 | 350.0 | 43.0 |

TUBE


*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CY74FCT543ATSOC | DW | SOIC | 24 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| CY74FCT543ATSOC.B | DW | SOIC | 24 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| CY74FCT543TSOC | DW | SOIC | 24 | 25 | 506.98 | 12.7 | 4826 | 6.6 |
| CY74FCT543TSOC.B | DW | SOIC | 24 | 25 | 506.98 | 12.7 | 4826 | 6.6 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated