

## Features

- Fixed Voltage Gain Of 13
- 450 mA Peak Output Drive Capability
- $\pm 5$  V to  $\pm 12$  V Dual Supplies Or 10 V to 24 V Single Supply
- 44 V<sub>p-p</sub> Differential Output Into a 100  $\Omega$  Load
- 40.5 V<sub>p-p</sub> Differential Output Into a 60  $\Omega$  Load
- Low-power Disable Mode For Each Driver
- 4 mA Per Amplifier Quiescent Supply Current
- -75dBc THD With 1MHz Signal Into a 60  $\Omega$  load
- 16-pin (4 mm x 4 mm) QFN Package
- RoHS Compliant

## Applications

- Dual Port Full Rate ADSL2+ Line Drivers
- HDSL Line Drivers

## Description

The Le87536 is a dual channel differential amplifier designed to drive full rate ADSL2+ signals with very low power dissipation. The Le87536 contains two pairs of wide band amplifiers designed with Zarlink's HV30 Bipolar SOI process for low power consumption in DSL systems. The amplifiers have an internal fixed gain, which helps to eliminate external feedback and gain setting resistors.

The drivers achieve better than -75 dB THD while driving a 1MHz, 16V<sub>p-p</sub> signal into a 60 $\Omega$  load. The amplifiers are enabled by forcing the ENAB/ENCD pins to ground. Leaving the ENAB/ENCD pins floating or forcing them high will disable the two amplifiers. The ENAB and ENCD pins are pulled up to an internal 2.5V through on-chip 50k $\Omega$  resistors.

Le87536 device is one of the most cost-effective and high performance line drivers for ADSL2+ applications.

Version 2

Aug 2010

Document Number

134329

### Ordering Information

Le87536NQC	16 pin QFN Green Pkg.	Tray
Le87536NQCT	16 pin QFN Green Pkg.	Tape & Reel

The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.





Figure 1 - Block Diagram

<b>1.0 Pin Diagram</b>	3
1.1 Pin Description	3
<b>2.0 Applications</b>	5
2.1 Typical Application Circuit	5
2.1.1 Input Considerations	5
2.1.2 Output Driving Considerations	6
2.1.3 Power Supplies and Component Placement	6
2.1.4 Stability	6
2.2 Cable Termination Technique	6
2.3 Line Driver Protection	8
<b>3.0 Absolute Maximum Ratings</b>	9
3.1 Thermal Resistance	9
3.2 Package Assembly	9
<b>4.0 Operating Ranges</b>	10
<b>5.0 Device Specifications</b>	10
<b>6.0 Physical Dimensions</b>	12
6.1 16-Pin QFN	12
<b>7.0 Revision History</b>	13
7.1 Rev 1.0 to Rev 2.0	13

## 1.0 Pin Diagram



### 1.1 Pin Description

Pin Name	Type	Description	Note
ENAB	Input	DSL channel #1 enable/disable control pin	Reference Circuit 1
ENCD	Input	DSL channel #2 enable/disable control pin	Reference Circuit 1
VINA	Input	Amplifier A non-inverting input	Reference Circuit 2
VINB	Input	Amplifier B non-inverting input	Reference Circuit 2
VINC	Input	Amplifier C non-inverting input	Reference Circuit 2
VIND	Input	Amplifier D non-inverting input	Reference Circuit 2
VCMAB	Input	Bias voltage for amplifier A and B	
VCMCD	Input	Bias voltage for amplifier C and D	
VS+	Power	Positive power supply	
VS-	Power	Negative power supply	
GND	Ground	Ground connection	
VOUTA	Output	Amplifier A output	Reference Circuit 2
VOUTB	Output	Amplifier B output	Reference Circuit 2
VOUTC	Output	Amplifier C output	Reference Circuit 2
VOUTD	Output	Amplifier D output	Reference Circuit 2

Note 1: Amplifiers A and B comprise DSL channel #1. ENAB allows enable/disable control for DSL channel #1.

Note 2: Amplifiers C and D comprise DSL channel #2. ENCD allows enable/disable control for DSL channel #2.

Note 3: Reference circuits 1 and 2 are shown in Figure 2.




Figure 2 - Reference Circuit

## 2.0 Applications

The Le87536 integrates two sets of high-power line driver amplifiers that can be connected for full duplex differential line transmission. The amplifiers are designed to be used with signals up to 10 MHz with low signal distortion. The driver can put out 20.5 dBm power level onto the telephone line and can drive 450 mA current, which exceeds the level required when using a transformer with 1:2 ratio.

### 2.1 Typical Application Circuit

A typical application interface circuit (one channel) is shown in Figure 3.




Figure 3 - Typical Application Interface Circuit

As shown in Figure 3 the amplifiers have identical positive gain connections with common-mode rejection. Any DC input errors are duplicated and create common-mode rather than differential line errors. The component values for Typical Application is listed in Table 1.

Item	Quantity	Type	Value	Tolerance	Rating
R <sub>OUT</sub>	2	SMT	49.9 Ω	1%	1/16 W
C <sub>TX</sub>	2	X7R	0.22 μF	10%	50V

Table 1 - Parts List for Typical Application Circuit

#### 2.1.1 Input Considerations

The driving source impedance should be less than 100nH to avoid any ringing or oscillation. This inductance is equivalent to about 4" of unshielded wiring, or 6" of unterminated transmission line. Normal high-frequency construction obviates any such problem.

### 2.1.2 Output Driving Considerations

While the drive amplifiers can output in excess of 450 mA peak, the internal metallization is not designed to carry more than 100 mA of steady DC current and there is no current limit mechanism. The device can safely drive sinusoidal currents of  $2 \times 100$  mA rms, or 200 mA rms. This current is more than that required to drive line impedance to large output levels, but output short circuits can not be tolerated. The series output resistor will usually limit currents to safe values in the event of line shorts. Driving lines with no series resistor is not recommended.

The amplifiers are sensitive to capacitive loading. More than 100 pF may cause peaking of the frequency response. The same is true of badly terminated lines connected without a series matching resistor.

When in power down mode, several volts of differential voltage may appear across the line driver outputs. If a DC current path exists between the two outputs, a large DC current can flow from the positive supply rail to the negative supply rail through the outputs. To avoid DC current flow, the most effective solution is to place DC blocking capacitors in series at the output, as shown in the typical application circuit.

### 2.1.3 Power Supplies and Component Placement

The power supplies should be well bypassed close to the Le87536 device. A 2.2  $\mu$ F tantalum capacitor and a 0.1  $\mu$ F ceramic capacitor for each supply is recommended. The ground terminal of the positive and negative bypass capacitors should be connected to each other directly and then returned to circuit ground to prevent ground current loops.

The Le87536 can also be powered from a single positive voltage supply. When operating in this mode, the VS+ pin is connected to the positive supply. The VS- pin is connected to GND.

### 2.1.4 Stability

The Le87536 features improved frequency compensation for all applications, allowing stable operation at very low power levels and eliminating any need for external "snubber" circuit. Differential circuits, such as ADSL line driver applications, can be especially prone to common-mode oscillation. The Le87536 is specifically compensated to eliminate this type of instability and allows for reliable operation even at very low power levels.

## 2.2 Cable Termination Technique

There are various techniques available. Figure 4 shows a passive termination technique. Figure 5 shows an active termination technique. A quick comparison of the reduction in voltage and power requirements for the driver with passive or active termination is shown in Table 2.

The output impedance and the voltage gain of the circuit in Figure 5 are shown in the following equations.

$$Z_{OUT} = K \bullet R_{BM}$$

$$\frac{V_O}{V_{IN}} = \frac{RD(P2)}{2(RD(G) - RD(P1))}$$

where

$Z_{OUT}$  is the output impedance.  $V_O/V_{IN}$  represents the voltage gain.

$$K = \frac{1}{1 - \frac{RD(P1)}{RD(G)}}$$

$$RD(P1) = \frac{RP1}{RP1 + RP2}, \quad RD(P2) = \frac{RP2}{RP1 + RP2}, \quad RD(G) = \frac{RG}{RG + RF}$$




Figure 4 - Passive Termination Technique




Figure 5 - Active Termination Technique

Passive Termination	Active Termination
16.5 V <sub>P-P</sub> into a 100 $\Omega$ line	16.5 V <sub>P-P</sub> into a 100 $\Omega$ line
$V_{OUT\ DRIVER} = V_{RBM} + V_{RLOAD}$	$V_{OUT\ DRIVER} = V_{RBM} + V_{RLOAD}$
$RBM = R_{LOAD}$	$RBM = R_{LOAD}/5$
$V_{RBM} = V_{RLOAD}$	$V_{RBM} = V_{RLOAD}/5$
$V_{OUT\ DRIVER} = 33.52\ V$	$V_{OUT\ DRIVER} = 20.11\ V$
$V_{SUPPLY} = 37.52\ V$	$V_{SUPPLY} = 24.11\ V$
$I_{OUT} = 31.6\ mA$	$I_{OUT} = 31.6\ mA$
$P_{OUT\ DRIVER} = V_{SUPPLY} * I_{OUT} = 1.185\ W$ (plus quiescent power)	$P_{OUT\ DRIVER} = V_{SUPPLY} * I_{OUT} = 0.714\ W$ (plus quiescent power)

Table 2 - Passive and Active Termination Comparison

## 2.3 Line Driver Protection

High voltage transients such as lightning can appear on the telephone lines. Transient protection devices are used to absorb the energy and clamp the voltages. However, large transient voltages can still couple to the primary side of the transformer.

As shown in Figure 6 and 7, the series output termination resistors limit the current going into the line driver. These termination resistors should be specified at 0.5W. The resistance can be  $2.2\Omega$  or greater required by the sensing and termination impedance.

A protection scheme is shown in Figure 6, assuming that the isolation of the data transformer is sufficient and the diodes on the secondary side of the data transformer are not causing degradation of data performance.

To avoid the possible concerns in Figure 6 on board secondary protection may be added, as shown in Figure 7. The external diodes may be moved to the outputs of the line driver. The grounded protector, U1, is on the line side to limit the peak surge voltage seen by the data transformer. The series components, U21 and U22, can be Positive Temperature Coefficient (PTC) devices or fuses.

The protection scheme can vary depending on the type of data transformer used, the data rate, the intended protection criteria to meet and trade offs between performance and cost. Consult your Zarlink representatives for more specific details on protection.




Figure 6 - Line Driver Protection Diagram (1)




Figure 7 - Line Driver Protection Diagram (2)

### 3.0 Absolute Maximum Ratings

Stresses above the values listed under *Absolute Maximum Ratings* can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods can affect device reliability.

Storage Temperature	$-65 \leq T_A \leq +150^{\circ}\text{C}$
Operating Ambient Temperature	$-40 \leq T_A \leq +85^{\circ}\text{C}$
Operating Junction Temperature (See Notes 1 and 2)	$-40 \leq T_A \leq +150^{\circ}\text{C}$
VS+ to VS- Supply Voltage	-0.3 V to 30 V
VS+ with respect to GND	-0.3 V to 30 V
VS- with respect to GND	-30 V to +0.3 V
Driver inputs VINA/B/C/D	VS- to VS+
Control inputs ENAB/ENCD with respect to GND	-0.3 V to 6 V
Maximum current on any input	10 mA
Maximum current at amplifier output (DC continuous)	100 mA
ESD Immunity (Human Body Model)	JESD22 Class 2 compliant
ESD Immunity (Charge Device Model)	JESD22 Class IV compliant

Note: Continuous operation above  $145^{\circ}\text{C}$  junction temperature may degrade device reliability.

#### 3.1 Thermal Resistance

The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Specified performance requires that the exposed thermal pad be soldered to an equally sized exposed copper surface, which, in turn, conducts heat through multiple vias to larger internal copper planes. Please refer to the *QFN Package* application note, available from <http://www.zarlink.com>, for layout and heat sinking guidelines.

When the QFN package is mounted on 4 layers JEDEC PCB in still air the following thermal characteristics are expected:

$\Theta_{JA}$  35.3°C/W,  $\Theta_{JC}$  22.0°C/W,  $\Theta_{JB}$  15.6°C/W and  $\Psi_{JT}$  0.4°C/W.

The maximum junction temperature is  $150^{\circ}\text{C}$ .

#### 3.2 Package Assembly

The green package devices are assembled with enhanced, environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes.

Refer to IPC/JEDEC J-Std-020 Table 4-2 for recommended peak soldering temperature and Table 5-2 for the recommended solder reflow temperature profile.

## 4.0 Operating Ranges

Zarlink guarantees the performance of this device over commercial (0°C to 70°C) and industrial (-40°C to 85°C) temperature ranges by conducting electrical characterization over each range and by conducting a single insertion production test coupled with periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment.

Ambient temperature	-40°C to +85°C
VS+ with respect to GND	+12 V ± 5%
VS- with respect to GND	-12 V ± 5%
Single battery operation, VS+ with respect to GND (VS- to GND)	+24V ± 5%

## 5.0 Device Specifications

**Typical Conditions:** VS = ±12V, RL = 65Ω, unless otherwise specified, TA = 25°C.

**Min/Max Parameters:** TA = -40 to +85°C

Amplifiers are tested separately.

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
<b>Supply Current Characteristics</b>						
IS+ (Full IS)	Positive Supply Current per Amplifier	All outputs at 0V, $\overline{\text{ENAB}} = \overline{\text{ENCD}} = 0V$	3.2	4.0	5.3	mA
IS- (Full IS)	Negative Supply Current per Amplifier	All outputs at 0V, $\overline{\text{ENAB}} = \overline{\text{ENCD}} = 0V$	-5.1	-3.8	-3.0	mA
IS+ (power down)	Positive Supply Current per Amplifier	All outputs at 0V, $\overline{\text{ENAB}} = \overline{\text{ENCD}} = 5V$		0.2	0.4	mA
IS- (power down)	Negative Supply Current per Amplifier	All outputs at 0V, $\overline{\text{ENAB}} = \overline{\text{ENCD}} = 5V$	-0.3	0.1		mA
IGND	GND Supply Current per Amplifier	All outputs at 0V		0.25		mA
<b>Control Input (C0 and C1) Characteristics</b>						
VIH	Input High Voltage	ENAB and ENCD inputs	1.6			V
VIL	Input Low Voltage	ENAB and ENCD inputs			0.8	V
IIH	Input High Current	$\overline{\text{ENAB}} = \overline{\text{ENCD}} = 5V$	5	20	40	µA
IIL	Input Low Current	$\overline{\text{ENAB}} = \overline{\text{ENCD}} = 0V$	-85	-50	-30	µA
<b>Amplifier Input (VINx+ and VINx-) Characteristics</b>						
VOS	Input Offset Voltage		-10	0	10	mV
ΔVOS	VOS mismatch		-5	0	5	mV
IB	Input Bias Current		-15		14	µA
ΔIB	IB Mismatch		-25	0	25	µA
VCM	Driver common mode voltage	pins VCMAB/CD floating, reference to VS-	0.475	0.5	0.525	$ VS_+  +  VS_- $
ROL	Transimpedance <sup>1</sup>			5		MΩ
eN	Input Noise Voltage <sup>1</sup>			3.5		nV/√Hz
iN	Input Noise Current <sup>1</sup>			13		pA/√Hz


Table 3 - Electrical Specifications

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
<b>Amplifier Output (VOUT) Characteristics</b>						
VOUT	Loaded Output Swing (RL Single-ended to GND)	RL = 100Ω	±10.3	±11.1		V
		RL = 30Ω (+)	10.1	10.7		V
		RL = 30Ω (-)		-10.5	-10.1	V
IOUT	Output Current <sup>1</sup>	VOUT = 0.6V, RL = 1Ω		600		mA
<b>Amplifier Dynamic Characteristics</b>						
THD	Total Harmonic Distortion	f = 1MHz, RL = 50Ω, VOUT = 16Vpp		-75		dBc
MTPR	Multi-Tone Power Ratio	26kHz to 1.1MHz, RL = 100Ω, PLINE =20.4dBm		-70		dBc
SR	Slew rate (single-ended) <sup>1</sup>	VOUT from -8V to +8V measured at ±4V	200	400		V/µs
AV	Voltage Gain	VOUT = 16Vpp, RL = 100Ω	12.9	13.0	13.1	V/V
Note 1: This parameter is not tested in production. It is guaranteed by design and device characterization.						

**Table 3 - Electrical Specifications**

## 6.0 Physical Dimensions

### 6.1 16-Pin QFN



## 7.0 Revision History

### 7.1 Rev 1.0 to Rev 2.0

- Added package thermal data on page 9.



**For more information about all Zarlink products  
visit our Web Site at**

**[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL, the Zarlink Semiconductor logo and the Legerity logo and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Zarlink Semiconductor Inc

---

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**