

P-Channel 30V (D-S) MOSFET



GENERAL DESCRIPTION

The ME7805AS-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

(DFN(S) 3X3)

Top View



P-Channel MOSFET

Ordering Information: ME7805AS-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	-38	A
		-31	
		-15	
		-12	
Pulsed Drain Current	I_{DM}	-134	A
Maximum Power Dissipation	P_D	18.4	W
		11.8	
		2.78	
		1.78	
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	6.8	°C/W
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	45	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper

正式發行
DCC

P-Channel 30V (D-S) MOSFET
Electrical Characteristics (T_A = 25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250 μA	-30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μA	-1.3		-2.3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±25V			±100	nA
I _{dss}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μA
R _{Ds(ON)}	Drain-Source On-Resistance ^a	V _{GS} =-10V, I _D = -20A		6.5	7.8	mΩ
		V _{GS} =-4.5V, I _D = -16A		10.5	12.3	
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V			-1	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _D =-20A	60			nC
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-4.5V, I _D =-20A	31.6			
Q _{gs}	Gate-Source Charge		6.5			
Q _{gd}	Gate-Drain Charge		12.1			
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	2553			pF
C _{oss}	Output Capacitance		433			
C _{rss}	Reverse Transfer Capacitance		375			
t _{d(on)}	Turn-On Delay Time	V _{DS} =-15V, R _L =1Ω V _{GS} =-10V, R _G =3Ω	16.8			ns
t _r	Turn-On Rise Time		55.4			
t _{d(off)}	Turn-Off Delay Time		169			
t _f	Turn-On Fall Time		68.8			

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.






P-Channel 30V (D-S) MOSFET
Typical Characteristics (T_J =25°C Noted)




P-Channel 30V (D-S) MOSFET

Typical Characteristics (T_J =25°C Noted)



P-Channel 30V (D-S) MOSFET

DFN(S) 3X3 Package Outline



SYMBOL	MILLIMETERS (mm)		
	MIN	Typ	MAX
A	0.7	0.8	0.90
b	0.20	0.3	0.40
c	0.08	0.16	0.25
D	2.70	3.1	3.45
D1	2.20	2.7	3.20
D2	1.54	1.8	1.98
D3	0.10	0.2	0.30
E	3.15	3.3	3.45
E1	2.80	3.1	3.30
E2	2.25	2.5	2.65
e	0.65BSC		
H	0.28	0.5	0.68
L	0.30	0.4	0.50
L1	0.06	0.13	0.20
Θ	*	*	12°
M	*	*	0.15
* Not specified			

