

N-Channel 100V(D-S) MOSFET


GENERAL DESCRIPTION

The MEE4294K-G is a N-Channel enhancement mode power field effect transistor, using Force-MOS patented Extended Trench Gate (ETG) technology. This advanced technology is especially tailored to minimize on state resistance and gate charge, and enhance avalanche capability. These devices are particularly suited for medium voltage application such as charger, adapter, notebook computer power management and other lighting dimming powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-252-3L)

Top View




FEATURES

- $R_{DS(ON)} \leq 10.5m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 16.5m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- Synchronous Rectification
- Load Switch



N-Channel MOSFET

Ordering Information:MEE4294K (Pb-free)

MEE4294K-G ((Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DSS}	100	V
Gate-Source Voltage		V_{GSS}	± 20	V
Continuous Drain Current*	$T_C=25^\circ\text{C}$	I_D	47	A
	$T_C=70^\circ\text{C}$		37	
	$T_A=25^\circ\text{C}$		11	
	$T_A=70^\circ\text{C}$		9	
Pulsed Drain Current		I_{DM}	140	A
Maximum Power Dissipation*	$T_C=25^\circ\text{C}$	P_D	48	W
	$T_C=70^\circ\text{C}$		31	
	$T_A=25^\circ\text{C}$		3	
	$T_A=70^\circ\text{C}$		2	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Case *		$R_{\theta Jc}$	2.6	$^\circ\text{C/W}$
Junction-to-Ambient Thermal Resistance*		$R_{\theta JA}$	45	

* The device mounted on $1in^2$ FR4 board with 2 oz copper

* Chip silicon limitation current is 100A

N-Channel 100V(D-S) MOSFET

Electrical Characteristics (T_A=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 20A		8.5	10.5	mΩ
		V _{GS} =4.5V, I _D = 20A		12.5	16.5	
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			1	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =50V,V _{GS} =10V, I _D =20A		49.2		nC
Q _g	Total Gate Charge	V _{DS} =50V,V _{GS} =4.5V, I _D =20A		26.8		
Q _{gs}	Gate-Source Charge			16		
Q _{gd}	Gate-Drain Charge			10.3		
C _{iss}	Input capacitance	V _{DS} =30V,V _{GS} =0V, f=1.0MHz		2819		pF
C _{oss}	Output Capacitance			868		
C _{rss}	Reverse Transfer Capacitance			55		
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =2.5Ω V _{GS} =10V,R _G =6Ω I _D =20A		25.9		ns
t _r	Turn-On Rise Time			69.5		
t _{d(off)}	Turn-Off Delay Time			57.2		
t _f	Turn-Off Fall Time			24		
Single pulse Avalanche Energy						
Single pulse Avalanche Energy L=0.1mH		I _{AS}	26			A
Single pulse Avalanche Energy L=0.1mH		E _{AS}	33.8			mJ

Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.







N-Channel 100V(D-S) MOSFET
Typical Characteristics (T_J = 25°C Noted)




N-Channel 100V(D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



DCC
正式發行

TO252-3L Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC
正式發行