

GENERAL DESCRIPTION

The MESS138W-G is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance.

FEATURES



- $R_{DS(ON)}$: 1.4 Ω (typ.) @ $V_{GS}=10V$
- $R_{DS(ON)}$: 1.5 Ω (typ.) @ $V_{GS}=4.5V$
- $R_{DS(ON)}$: 1.7 Ω (typ.) @ $V_{GS}=2.5V$
- $R_{DS(ON)}$: 3 Ω (typ.) @ $V_{GS}=1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

PIN CONFIGURATION

(SOT-323)



Ordering Information : MESS138W-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter		Symbol	Maximum Ratings	Unit
Drain-Source Voltage		V_{DS}	50	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain	$T_A=25^\circ\text{C}$	I_D	350	mA
Pulsed Drain Current		I_{DM}	1050	mA
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	P_D	340	mW
Operating Junction Temperature		T_J	-55 to 150	$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*		$R_{\theta JA}$	367	$^\circ\text{C/W}$

* The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

Electrical Characteristics (TA=25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	50			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	0.5		1.5	V
I _{GSS}	Gate-Body Leakage	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =50V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =500mA		1.4	1.7	Ω
		V _{GS} =4.5V, I _D =200mA		1.5	1.95	
		V _{GS} =2.5V, I _D =100mA		1.7	4	
		V _{GS} =1.8V, I _D =10mA		3	5	
V _{SD}	Diode Forward Voltage *	I _S =500mA, V _{GS} =0V			1.4	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =25V, V _{GS} =4.5V, I _D =300mA		1.9		nC
Q _{gs}	Gate-Source Charge			1.3		
Q _{gd}	Gate-Drain Charge			0.9		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		8.7		Ω
C _{iss}	Input Capacitance	V _{DS} =25V, V _{GS} =0V, f=1MHz		34.7		pF
C _{oss}	Output Capacitance			3.3		
C _{rss}	Reverse Transfer Capacitance			2.4		
t _{d(on)}	Turn-On Delay Time	V _{DS} =25V, R _L =50Ω V _{GS} =10V, R _G =6Ω		3.6		ns
t _r	Turn-On Rise Time			21.2		
t _{d(off)}	Turn-Off Delay Time			3.6		
t _f	Turn-Off Fall Time			41.4		


Notes: a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.




Typical Characteristics (T_J =25°C Noted)


On Resistance vs. Junction Temperature




On Resistance vs. Drain Current




Capacitance




On Resistance vs. Gate-to-Source Voltage






Body-diode characteristics



On-Region Characteristics






Typical Characteristics (T_J =25°C Noted)



DCC
正式發行

SOT-323 Package




SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.80	1.10
A1	0.00	0.10
A2	0.70	1.00
b	0.20	0.40
c	0.08	0.22
D	1.80	2.20
E	1.80	2.45
e	0.65 BSC	
e1	1.30 BSC	
E1	1.10	1.40
L	0.20	0.46
θ	0°	8°

DCC
正式發行

Device name:MESS138W-G

Package:SOT-323

Marking Code:



J1: Device Marking Code

M: Date code

MONTH CODE

ODD YEARS(2007,2009)

Jan	1
Feb	2
Mar	3
Apr	4
May	5
Jun	6
Jul	7
Aug	8
Sep	9
Oct	T
Nov	V
Dec	C

EVEN YEARS(2006,2008)

Jan	E
Feb	F
Mar	H
Apr	J
May	K
Jun	L
Jul	N
Aug	P
Sep	U
Oct	X
Nov	Y
Dec	Z

DCC
正式發行