

## General Description

The SQ33068 is 75V synchronous buck controller with type III voltage mode control and feedforward. Minimum tens of nanosecond on-time facilitates large step-down ratios. The SQ33068 continues to operate when input voltage decreases to as low as 6V.

VIN pin voltage determines whether SQ33068 enters DEM to prevent reverse charging. Cycle-by-cycle over current protection is accomplished by measuring the voltage across the low-side MOSFET or current sense resistor. Forced-PWM (FPWM) eliminates frequency variation and a selectable diode emulation lowers power consumption at light-load conditions. The switching frequency as high as 1 MHz can be set or synchronized to an external clock.

## Ordering Information

SQ33068□(□□□)

Package Code  
Optional Spec Code

Ordering Number	Package type	Note
SQ33068WAQ	QFN3.5x4.5-20	

## Features

- 6V to 75V Input Voltage Range
- 0.8V to 60V Output Voltage Range
- Switching Frequency: 100kHz~1MHz
  - SYNC In/Out Capability
- Soft-Start or Voltage Tracking
- 0.8V±1% Reference Voltage
- Minimum On-Time: 60ns typical
- Minimum Off-Time: 240ns typical
- Type III Voltage-Mode Control with Feedforward
- High Gain-Bandwidth Error Amplifier
- Open-Drain Power Good Indicator
- Protection Features
  - Cycle-by-cycle Over current Protection
  - Prevent Reverse Charging Protection
  - Input UVLO with Hysteresis
  - VCC and BST UVLO Protection
  - Thermal Shutdown Protection with Hysteresis
- Compact Package: QFN3.5x4.5-20

## Applications

- Telecom Power Application
- RF Power Application
- Commercial Drone Application

## Typical Application





Figure 1. Typical Application

## Pinout (Top View)



Top mark: **GQY**xyz (Device code: **GQY**, *x*=year code, *y*=week code, *z*=lot number code)

Pin Name	Pin Number	Pin Description
EN/UVLO	1	Enable and UVLO pin
RT	2	Switching frequency set pin. A resistor is connected to RT pin and set the operation frequency.
SS/TRK	3	Soft-start and voltage tracking pin. A capacitor is connected to set soft-start time.
COMP	4	Output of the internal error amplifier.
FB	5	Output Feedback Pin.
AGND	6	Analog ground.
SYNCOU	7	Synchronization output. Logic output that provides a clock signal that is 180° out-of phase with the high-side FET gate drive.
SYNCIN	8	Synchronization input pin.
NC	9	No electrical connection.
PGOOD	10	Power Good indicator.
ILIM	11	Current limit set and protection pin.
PGND	12	Power ground.
LO	13	Low side MOSFET gate driver pin.
VCC	14	Power supply pin.
EP	15	Exposed pad of the package.
NC	16	No electrical connection.
BST	17	Bootstrap supply for the high-side gate driver.
HO	18	High side MOSFET gate driver pin.
LX	19	Inductor pin. Connect this pin to the switching node of inductor.
VIN	20	Voltage supply for VCC LDO regulator and prevent reverse charging protection pin.
EP	-	Exposed pad of the package. Connect to the system ground to reduce thermal resistance.

## Absolute Maximum Ratings

Absolute Maximum Voltage (Note 1)

VIN, EN/UVLO, PGOOD	-----	-0.3V to 95V
LX	-----	-1V to 95V
ILIM	-----	-0.3V to 95V
VCC, SYNCIN	-----	-0.3V to 14V
BST to LX	-----	-0.3V to 14V
FB, COMP, SS/TRK, RT	-----	-0.3V to 6V
BST	-----	-0.3V to 105V

Package Thermal Resistance (Note 2)

Power Dissipation max, @ TA=25°C QFN3.5x4.5-20	-----	3.3W
$\Theta_{JA}$	-----	42°C/W
$\Theta_{JC(top)}$	-----	14°C/W
Junction Temperature Range	-----	150°C
Lead Temperature (Soldering, 10 sec.)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C

## Recommended Operating Conditions (Note 3)

VIN	-----	6V to 75V
External VCC	-----	8V to 13V
Junction Temperature Range	-----	-40°C to 125°C

## Block Diagram




Fig 2. Simplified Block Diagram

## Electrical Characteristics

(VIN=48V, VEN/UVLO=1.5V, RRT=25kΩ, Tj=25°C, Minimum and maximum limits apply over the -40°C to 125°C junction temperature range, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Vin Input Supply &amp; Prevent Reverse Charging Protection (VIN DEM)</b>						
VIN Voltage Range	V <sub>IN</sub>		6		75	V
Operating Input Current, not Switching	I <sub>Q-RUN</sub>	V <sub>EN/UVLO</sub> = 1.5V, V <sub>SS/TRK</sub> = 0V		1.05	1.3	mA
VIN DEM Threshold	V <sub>IN_DEM</sub>		83	88	93	V
VIN DEM HYS	V <sub>IN_DEMHYS</sub>			5		V
Standby Input Current	I <sub>Q-STBY</sub>	V <sub>EN/UVLO</sub> = 0.8V		425	510	μA
Shutdown Input Current	I <sub>Q-SDN</sub>	V <sub>EN/UVLO</sub> = 0V, V <sub>VCC</sub> < 1V		9.3	12.8	μA
<b>VCC Regulator</b>						
VCC Regulation Voltage	V <sub>VCC</sub>	V <sub>EN/UVLO</sub> = 1.5V	7.3	7.5	7.7	V
VIN to VCC Dropout Voltage	V <sub>VCC-LDO</sub>	V <sub>IN</sub> = 6 V, V <sub>SS/TRK</sub> = 0 V, I <sub>VCC</sub> = 20 mA		285	650	mV
VCC Short-circuit Current	I <sub>SC-LDO</sub>	V <sub>SS/TRK</sub> = 0V, V <sub>VCC</sub> = 6V	40	50	65	mA
VCC UVLO Threshold	V <sub>UVLO_H</sub>	VCC rising	5	5.25	5.5	V
VCC UVLO Hysteresis	V <sub>UVLO_HYS</sub>	Rising threshold – falling threshold		270		mV
Minimum External Bias Supply Voltage	V <sub>VCC-EXT</sub>	Voltage required to disable VCC regulator	8			V
External VCC Input Current, not Switching	I <sub>VCC</sub>	V <sub>SS/TRK</sub> = 0V, V <sub>VCC</sub> = 13V			1.3	mA
<b>Enable And Input UVLO</b>						
Shutdown to Standby Threshold	V <sub>SDN</sub>	V <sub>EN/UVLO</sub> rising		0.41		V
Shutdown Threshold Hysteresis	V <sub>SDN-HYS</sub>	V <sub>EN/UVLO</sub> rising – falling threshold		33		mV
Standby to Operating Threshold	V <sub>EN</sub>	V <sub>EN/UVLO</sub> rising	1.164	1.2	1.236	V
Standby to Operating Hysteresis Current	I <sub>EN-HYS</sub>	V <sub>EN/UVLO</sub> = 1.5V	9	10	11	μA
<b>Error Amplifier</b>						
FB Reference Voltage	V <sub>REF</sub>	FB connected to COMP	792	800	808	mV
FB Input Bias Current	I <sub>FB-BIAS</sub>	V <sub>FB</sub> = 0.8V	-0.1		0.1	μA
COMP Output High Voltage	V <sub>COMP-OH</sub>	V <sub>FB</sub> = 0V, COMP sourcing 1mA		4.2		V
COMP Output Low Voltage	V <sub>COMP-OL</sub>	V <sub>FB</sub> = 1V, COMP sinking 1mA		0.44		V
DC Gain	A <sub>VOL</sub>			100		dB
Unity Gain Bandwidth	GBW			6.6		MHz
<b>Soft Start and Voltage Tracking</b>						
SS/TRK Capacitor Charging Current	I <sub>SS</sub>	V <sub>SS/TRK</sub> = 0V	8.5	10	11.5	uA
SS/TRK Discharge FET Resistance	R <sub>SS</sub>	V <sub>EN/UVLO</sub> = 0.8V, V <sub>SS/TRK</sub> = 0.1V		26		Ω
SS/TRK to FB Offset	V <sub>SS-FB</sub>		-15		15	mV
SS/TRK Clamp Voltage	V <sub>SS-CLAMP</sub>	V <sub>SS/TRK</sub> - V <sub>FB</sub> , V <sub>FB</sub> = 0.8V		120		mV
<b>POWER GOOD INDICATOR</b>						
FB Upper Threshold for PGOOD High to Low	PG <sub>UTH</sub>	% of V <sub>REF</sub> , V <sub>FB</sub> rising	105%	108%	111%	

FB Lower Threshold for PGOOD High to Low	PG <sub>LTH</sub>	% of V <sub>REF</sub> , V <sub>FB</sub> falling	89%	92%	95%	
PGOOD Upper Threshold Hysteresis	PG <sub>HYS_U</sub>	% of V <sub>REF</sub>		3%		
PGOOD Lower Threshold Hysteresis	PG <sub>HYS_L</sub>	% of V <sub>REF</sub>		3%		
PGOOD Rising Filter	T <sub>PG-RISE</sub>	FB to PGOOD rising edge		33		μs
PGOOD Falling Filter	T <sub>PG-FALL</sub>	FB to PGOOD falling edge		33		μs
PGOOD Low State Output Voltage	V <sub>PG-OL</sub>	V <sub>FB</sub> = 0.9 V, I <sub>PGOOD</sub> = 2 mA			300	mV
PGOOD High State Leakage Current	I <sub>PG-OH</sub>	V <sub>FB</sub> = 0.8V, V <sub>PGOOD</sub> = 13V			100	nA
<b>Switching Frequency</b>						
Oscillator Frequency – 1	F <sub>SW1</sub>	R <sub>RT</sub> = 100kΩ		104		kHz
Oscillator Frequency – 2	F <sub>SW2</sub>	R <sub>RT</sub> = 25kΩ	380	400	420	kHz
Oscillator Frequency – 3	F <sub>SW3</sub>	R <sub>RT</sub> = 12.5kΩ		770		kHz
<b>Synchronization Input and Output</b>						
SYNCIN External Clock Frequency Range	F <sub>SYNC</sub>	% of nominal frequency set by R <sub>RT</sub>	80%		150%	
Minimum SYNCIN Input Logic High	V <sub>SYNC-IH</sub>		2			V
Maximum SYNCIN Input Logic Low	V <sub>SYNC-IL</sub>				1	V
SYNCIN Input Resistance	R <sub>SYNCIN</sub>	V <sub>SYNCIN</sub> = 0.3V		23		kΩ
SYNCIN Input Minimum Pulse Width	T <sub>SYNCl-PW</sub>	Minimum high state or low state duration	50			ns
SYNCOU High State Output Voltage	V <sub>SYNCO-OH</sub>	I <sub>SYNCOU</sub> = -1 mA (sourcing)	2.8			V
SYNCOU Low State Output Voltage	V <sub>SYNCO-OL</sub>	I <sub>SYNCOU</sub> = 1 mA (sinking)			0.9	V
Delay from HO Rising to SYNCOU Leading Edge	T <sub>SYNCOU</sub>	V <sub>SYNCIN</sub> Floating, T <sub>s</sub> = 1/F <sub>sw</sub> , F <sub>sw</sub> set by R <sub>RT</sub>		T <sub>s</sub> /2 – 240		ns
Delay from SYNCIN Leading Edge to HO Rising	T <sub>SYNCIN</sub>	50% to 50%		260		ns
<b>Bootstrap Under Voltage Threshold</b>						
BST to LX Quiescent Current, not Switching	I <sub>Q-BST</sub>	V <sub>SS/TRK</sub> = 0V, V <sub>LX</sub> = 48V, V <sub>BST</sub> = 54V		48		μA
BST to LX under Voltage Detection	V <sub>BST-UV</sub>	V <sub>BST</sub> – V <sub>LX</sub> falling		3.5		V
BST to LX under Voltage Hysteresis	V <sub>BST-HYS</sub>	V <sub>BST</sub> – V <sub>LX</sub> rising		0.34		V
<b>PWM CONTROL</b>						
Minimum Controllable on-time	T <sub>ON(MIN)</sub>	V <sub>BST</sub> – V <sub>LX</sub> = 7 V, HO 50% to 50%		60	90	ns
Minimum off-time	T <sub>OFF(MIN)</sub>	V <sub>BST</sub> – V <sub>LX</sub> = 7 V, HO 50% to 50%		240	340	ns
Maximum Duty Cycle	DC <sub>100kHz</sub>	F <sub>sw</sub> = 100 kHz, 6 V ≤ V <sub>VIN</sub> ≤ 60 V		97%		
	DC <sub>400kHz</sub>	F <sub>sw</sub> = 400 kHz, 6 V ≤ V <sub>VIN</sub> ≤ 60 V		90%		
Ramp Valley Voltage (COMP at 0% duty cycle)	V <sub>RAMP(min)</sub>			300		mV
PWM Feedforward Gain (VIN / VRAMP)	k <sub>FF</sub>	6 V ≤ V <sub>VIN</sub> ≤ 75 V		15		V/V

OVERCURRENT PROTECT (OCP) – VALLEY CURRENT LIMITING						
ILIM Source Current, RSENSE Mode	$I_{RS}$	Low voltage detected at ILIM	90	100	110	$\mu A$
ILIM Source Current, RDS(on) Mode	$I_{RDSON}$	LX voltage detected at ILIM, $T_J = 25^\circ C$	180	200	220	$\mu A$
ILIM Current Tempco	$I_{RSTC}$	RDS-ON mode		2700		ppm/ $^\circ C$
ILIM Current Tempco	$I_{RDSOCTC}$	RSENSE mode		0		ppm/ $^\circ C$
ILIM Comparator Threshold at ILIM	$V_{ILIM-TH}$		-6.5	0	6.5	mV
DIODE EMULATION						
Zero-cross Detect Disable Threshold	$V_{ZCD-DIS}$	ZCD threshold measured at LX pin 1000 clock cycles after first HO pulse		200		mV
Diode Emulation Zero-cross Threshold	$V_{DEM-TH}$	Measured at LX with $V_{LX}$ rising	-6.5	0	6.5	mV
Gate Driver						
HO High-state Resistance, HO to BST	$R_{HO-UP}$	$V_{BST} - V_{LX} = 7 V$ , $I_{HO} = -100 mA$		1.7		$\Omega$
HO Low-state Resistance, HO to LX	$R_{HO-DOWN}$	$V_{BST} - V_{LX} = 7 V$ , $I_{HO} = 100 mA$		0.73		$\Omega$
LO High-state Resistance, LO to VCC	$R_{LO-UP}$	$V_{BST} - V_{LX} = 7 V$ , $I_{LO} = -100 mA$		1.7		$\Omega$
LO Low-state Resistance, LO to PGND	$R_{LO-DOWN}$	$V_{BST} - V_{LX} = 7 V$ , $I_{LO} = 100 mA$		0.73		$\Omega$
HO, LO Source Current	$I_{HOH}, I_{LOH}$	$V_{BST} - V_{LX} = 7 V$ , HO = LX, LO = AGND		2.3		A
HO, LO Sink Current	$I_{HOL}, I_{LOL}$	$V_{BST} - V_{LX} = 7 V$ , HO = BST, LO = VCC		3.5		A
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	$T_{SD}$	$T_J$ rising		160		$^\circ C$
Thermal Shutdown Hysteresis	$T_{SD-HYS}$			18		$^\circ C$
Switching Characteristics						
HO, LO Rise Times	$T_{HO-TR}, T_{LO-TR}$	$V_{BST} - V_{LX} = 7 V$ , $C_{LOAD} = 1 nF$ , 20% to 80%		5		ns
HO, LO Fall Times	$T_{HO-TF}, T_{LO-TF}$	$V_{BST} - V_{LX} = 7 V$ , $C_{LOAD} = 1 nF$ , 80% to 20%		4		ns
HO Turn on Dead Time	$T_{HO-DT}$	$V_{BST} - V_{LX} = 7 V$ , LO off to HO on, 50% to 50%		25		ns
LO Turn on Dead Time	$T_{LO-DT}$	$V_{BST} - V_{LX} = 7 V$ , HO off to LO on, 50% to 50%		10		ns

**Note 1:** Stresses beyond the listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may remain possibility to affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ C$  on a high effective four-layer PCB with thermal via according with JESD 51-2, -5, -7, -8, -14 measurement standard.

**Note 3:** The device is not guaranteed to function outside its operating conditions.

## Operation Principles

### Input Voltage

SQ33068 adopts wide range input voltage, varying from 6V to 75V. It also samples  $V_{in}$  value to realize  $V_{in}$ -feedforward to remove  $V_{in}$  impact on voltage loop compensation.

A resistor  $R_{VIN}$  (2.2Ω) and a capacitor  $C_{VIN}$  (100nF) is recommended to added on  $V_{in}$  pin to filter the noise, as shown in Fig 3.





Fig 3.  $V_{in}$  Pin Connection

### Power Supply VCC

In SQ33068, a LDO is connected to  $V_{in}$  to generate VCC voltage, providing internal logic power and gate driver power. If  $V_{in} > 7.5V$ , output of LDO (VCC) is 7.5V. If  $V_{in} < 7.5V$ , VCC will follow  $V_{in}$  with a small voltage drop. The maximum LDO (VCC) current ability is 50mA and it can support high power application.

Usually a 2.2μF capacitor is needed to connect VCC and PGND.

There is large power loss,  $(V_{in}-7.5)*I_{VCC}$ , on LDO if  $V_{in}$  is larger than VCC (7.5V) too much. Thus, VCC can be connected to output voltage or auxiliary voltage (8V~13V), using a diode to decrease power loss on SQ33068, as shown in Fig 4. If SQ33068 detects VCC is higher than 8V, it will turn off internal LDO to decrease power loss on it. Under this condition, a diode is also needed to avoid reverse current if  $V_{in} < V_{AUX}$  or  $V_{out}$ .



Required if  $V_{IN} < V_{AUX}$  or  $V_{out}$  to avoid reverse current

Fig 4. External VCC Supply

### Prevent Reverse Charging Protection(VIN DEM)

In FPWM Buck, if load is light, under load transient or prebias start, the energy stored in the large output capacitor may flow back to input capacitor and the input voltage increases to a high level, which may damage  $V_{in}$  pin. So, in SQ33068, if input voltage is larger than  $V_{IN}$

DEM, the device will enter diode emulation mode to stop energy flowing back to input capacitor.

### EN Resistor Setting

SQ33068 can set programmable EN/UVLO voltage with user-defined hysteresis.

When EN pin is higher than 0.4V and lower than 1.2V, SQ33068 enters standby mode. Under standby mode, internal LDO is working and SS/TRK pin is pull down to zero with no switching. When EN pin is higher than  $V_{EN\_on}=1.2V$ , SQ33068 is in normal operation mode and a  $I_{EN\_HYS}=10\mu A$  current flows out of EN pin to generate Hysteresis off voltage.

$R_{EN1}$  &  $R_{EN2}$  are used to set EN/UVLO voltage.  $V_{in\_on}$  is SQ33068 working  $V_{in}$  pin voltage and  $V_{in\_off}$  is stopping working voltage. Use equation:

$$R_{EN1} = (V_{in\_on} - V_{in\_off}) / I_{EN\_HYS}$$

$$R_{EN2} = R_{EN1} V_{EN\_on} / (V_{in\_on} - V_{EN\_on})$$

$R_{EN1}$  &  $R_{EN2}$  can be calculated.




Fig 5. Programmable EN Set

In some application, a remote signal is used to control SQ33068. In this application, a resistor  $R_1$  (100Ω) is recommended to added on EN pin to avoid voltage spike caused by  $L_{line}$ .





Fig 6. Remote Control Circuit

### Frequency setting

A resistor is must needed on  $R_T$  pin to set internal basic operation frequency,  $f_{RT}$ , as shown in Fig 7. The switching frequency range is from 100 kHz to 1 MHz.



**Fig 7. Frequency Set**

The switching frequency,  $f_s$ , can be calculated by equation below:

$$f_s \text{ (kHz)} = f_{RT} \text{ (kHz)} = \frac{10^3}{0.093R_{RT} \text{ (k}\Omega) + 0.14}$$

### Synchronization and FPWM&Diode Emulation Mode (DEM) Selection


SQ33068 can implement synchronization by SYNCIN pin. The external clock signal added on SYNCIN pin should satisfy requirements below:

Frequency range: 100 kHz~1MHz,

$$-20\% f_{RT} \sim +50\% f_{RT}$$

Maximum voltage amplitude: 13V

Minimum pulse width: 50ns



**Fig 8. Synchronization Function Waveform**

SYNCIN pin can also be used to select FPWM&Diode emulation mode.


If SYNCIN is higher than 2V, it operates under FPWM, or named CCM (continuous conduction mode). The IC also operates under FPWM if synchronization is used. Take internal resistor  $R_{SYNCIN}$  into consideration to make sure high-level voltage of SYNCIN is larger than 2V if divided resistor is used here.

When SYNCIN is connected to GND, it selects diode emulation mode. In this mode, SQ33068 operates under DCM (discontinuous conduction mode) at light loads while SQ33068 still operates under CCM at heavy loads.

When SQ33068 operates under diode emulation mode, LX will use zero crossing detection to determine if LO should be turn off.

Under light load or no-load condition, the power loss will decrease if SQ33068 works under DCM, however the light load transient will be slower.

DCM is also applied during start-up to prevent reverse current, whatever SYNCIN is high or low voltage. Finally, DCM changes to CCM gradually if SYNCIN is high level or it operates under synchronization.



**Fig 9. FPWM&Diode Emulation Mode**


### Soft Start&Tracking Function

When EN pin is above 1.2V, a 10uA current flows out of SS/TRK pin to charge external capacitor. This can control amplifier's reference voltage to program soft start time. The  $C_{SS}$  can be set by using the equation:

$$C_{SS} = \frac{t_{SS} I_{SS}}{V_{REF}}$$

$t_{SS}$  is set soft start time,  $I_{SS}=10\mu A$ ,  $V_{REF}=0.8V$ .

Recommended  $C_{SS}$  capacitance is 200nF under 200kHz switching frequency.




**Fig 10. Tracking and PGOOD Function Waveform**

Customers can also connect a signal to SS/TRK pin to let output voltage track the added control signal. The typical waveform of  $V_{out}$ , SS/TRK, PGOOD is shown in Fig 10.

The control signal can be divided output voltage of master or a voltage source. The circuit of two tracking configurations following a master is shown in Fig 11.






**Fig 11. Tracking Function Circuit**

### PGOOD Indicator

PGOOD pin is used to reflect output voltage state, by detecting FB voltage as shown in Fig 10. When the FB voltage exceeds 94%  $V_{REF}$ , with 2% hysteresis, the switch  $S_{PGOOD}$  turns off and when the FB voltage exceeds 108%  $V_{REF}$ , the switch  $S_{PGOOD}$  turns on, pulling PGOOD low, with 3% hysteresis. The switch  $S_{PGOOD}$  turn on or turn off delay time is 33  $\mu s$ .

PGOOD pin can be used as shown in Fig 12. PGOOD pin should be connected to a resistor, 10k $\Omega$ ~100k $\Omega$ , and pull up to a DC voltage, usually VCC pin. When PGOOD is pull up to the DC voltage, it means output has been established. Then, PGOOD can be connected to next system to indicator if  $V_{out}$  has been established.



**Fig 12. PGOOD Controlling EN/UVLO**

### Type-III Voltage Mode Control (COMP&FB)

SQ33068 adopts voltage-mode control, Type-III circuit, compensation with feed-forward,  $k_{FF}=15V/V$ . It has two zeros and three poles to compensate zeros and poles caused by the systems. COMP pin is output of error amplifier, of which gain and bandwidth are both extremely large. FB pin is output voltage feed back pin, connected to negative input of the amplifier. The positive input of the amplifier is precise 800mV reference voltage. The detailed design method will be presented later.

### Gate Driver

SQ33068 has 2.3A source current and 3.5A sink current, so it can be used in large current application, where  $Q_g$

is large or even two MOSFETs are used in parallel. The large current ability means fast turn on&turn off speed and switching loss can be reduced.

The maximum voltage of LO is VCC voltage and VCC supplies the LO power.


If  $Q_g$  of total high side (or low side) MOSFET is large than 60nC(@ $V_{gs}=10V$ ) or external gate driver resistor is added, please evaluate the deadtime, efficiency and heat carefully.

### Bootstrap Circuit


VCC also charges an external 0.1 $\mu F$  BST-LX capacitor which supplies HO power, through external bootstrap diode (ultra-fast recovery diode is recommended). Thus, the maximum voltage of HO is VCC minus  $V_{BST-FWD}$  and  $V_{BST-FWD}$  is bootstrap diode voltage drop.

### Programmable OCP

SQ33068 can set programmable OCP as circuit below. In Fig 13(a), voltage drop on  $R_{ds(on)}$  is sampled, without any extra power loss, while in Fig 13(b), a sampling resistor is needed and voltage across it is sampled. SQ33068 compares the ILIM pin voltage with internal reference each duty cycle to determine if  $I_L$  exceeds set OCP threshold.



**Fig 13(a). Programmable OCP Rds\_on Mode**



**Fig 13(b). Programmable OCP Rsense Mode**

Under different implementations, OCP current  $I_{ILIM}$  through ILIM pin is different.  $I_{LIM\_Rds\_on}=200\mu A$  @25 $^{\circ}C$ ,

which incorporates a TC of +2700 ppm/°C, in Fig 13(a)  $R_{ds\_on}$  mode and  $I_{LIM\_RS}=100\mu A$  and it will not change @-40°C~125°C in Fig 13(b)  $R_{sense}$  mode. A resistor  $R_{ILIM}$  is connected between ILIM pin and sampling point. The  $R_{ILIM}$  can be set as equation below:

$$R_{ILIM} = \begin{cases} \frac{(I_{OUT\_OCP} - \Delta I_L / 2) R_{ds\_on\_Q2}}{I_{LIM\_Rds\_on}}, & R_{ds\_on} \text{ mode} \\ \frac{(I_{OUT\_OCP} - \Delta I_L / 2) R_S}{I_{LIM\_RS}}, & R_{sense} \text{ mode} \end{cases}$$

$I_{out\_OCP}$  is usually equal to twice maximum rated  $I_{out}$  if there is no other user's requirement.

In order to avoid voltage ring impact, a capacitor  $C_{ILIM}$  connected between ILIM to PGND is essential. Approximately 6 ns of  $R_{ILIM} \cdot C_{ILIM}$  is recommended.




Fig 14. OCP Logic

Fig 14 shows the OCP logic, CLAMP is internal signal which is used to limit large inductor current when output shorts, RAMP is PWM waveform. If the over current condition that OCP signal is high level when SQ33068 detects inductor current, lasts for 128 continuous clock cycles, OCP is triggered and SS is pulled low for 8192 clock cycles. Then SQ33068 enters auto recovery state.

### Thermal Shutdown

SQ33068 monitors die temperature under normal operating mode. Once die temperature rises above internal OTP threshold, IC will stop switching. If die temperature is lower than hysteresis temperature, SQ33068 enters auto recovery state.

## Power Stage Design Guide

### Inductor calculation

Choose the inductance to provide the desired ripple current  $\Delta I_L$ , between 30% and 40% of the maximum DC output current at nominal input voltage. The inductance

is calculated as:

$$L_F = \frac{(V_{in} - V_{out}) V_{out}}{\Delta I_L f_s V_{in}}$$

The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency. When SQ33068 operates under maximum or large duty, voltage drop on DCR of the inductor should be considered. Check the datasheet of the inductor whether its saturation current is higher than inductor peak current under OCP.

### Output Capacitors

Output capacitor  $C_{OUT}$  filters the inductor ripple current and stores the energy supplying to the load. Therefore, both steady state ripple and transient requirements must be taken into consideration when select the capacitor.

Capacitance is selected as equation below:

$$C_{out} \geq \frac{\Delta I_L}{8 f_s \sqrt{\Delta V_{out}^2 - (R_{ESR} \Delta I_L)^2}}$$

$$C_{out} \geq \frac{L_F \Delta I_{out}^2}{(V_{out} + \Delta V_{overshoot})^2 - V_{out}^2}$$

Tantalum and electrolytic capacitors supply a large bulk capacitance to store energy while ceramic capacitors are usually added due to its low ESR to reduce the output voltage ripple.

### Input Capacitors

Input capacitor  $C_{in}$  is necessary to reduce input voltage ripple. X5R or X7R ceramic capacitors are recommended to provide low input impedance. The input capacitance is calculated as below:

$$C_{in} > \frac{D(1-D)I_{out}}{f_s (\Delta V_{in} - R_{ESR} I_{out})}$$

### Power MOSFET

MOSFET selection is important in DCDC converter design. The low  $R_{dson}$  of MOSFET can bring low conduction loss to achieve high efficiency. While low  $R_{dson}$  MOSFET has large  $Q_g$ , which leads to more switching loss. It is a trade-off to select suitable  $R_{dson}$  and  $Q_g$ . Low thermal resistance is also needed and it can make power loss result in low temperature. Besides, maximum current and voltage should be satisfied.

MOSFET power losses are calculated below, where suffixes 1 and 2 represent high-side and low-side MOSFET parameters, respectively.

1. Conduction loss

$$P_{cond} = D(I_{out}^2 + \Delta I_L^2/12) R_{dson1} + (1-D) (I_{out}^2 + \Delta I_L^2/12) R_{dson2}$$

## 2. Switching loss

$$P_{sw} = V_{in} f_s (I_{Lmin} t_r + I_{Lmax} t_f) / 2$$

$t_r$  and  $t_f$  are LX rising and falling time. Only high-side MOSFET switching loss is calculated and low-side MOSFET switching loss is negligible.

## 3. Gate driver loss

$$P_{gate} = V_{CC} f_s (Q_{g1} + Q_{g2})$$

The approximate calculation of gate driver loss is based on the MOSFET internal gate resistance, the added series gate resistance and the SQ33068 internal driver resistance.

## 4. Output charge loss

$$P_{coss} = f_s (V_{in} Q_{oss2} + E_{oss1} - E_{oss2})$$

$E_{oss1}$  is the energy stored in  $C_{oss1}$  and dissipated at turn on, but this is offset by the stored energy  $E_{oss2}$  on  $C_{oss2}$ .

## 5. Body diode conduction loss

$$P_{diode\_cond} = V_{F2} f_s (I_{Lmin} t_{dt1} + I_{Lmax} t_{dt2})$$

$V_{F2}$  is body diode conduction voltage. Only low-side MOSFET body diode conduction loss is calculated.

## 6. Body diode reverse recovery loss

$$P_{RR} = V_{in} f_s Q_{RR2}$$

$Q_{RR2}$  is low-side MOSFET body diode reverse recovery charge.

# Voltage Loop Design Guide

## Control Loop Compensation Design

SQ33068 use voltage-mode control, Type-III circuit, with  $V_{in}$  feedback forward, where two zeros and three poles are used in compensation. The control circuit is shown below.




Fig 15. Control Loop Circuit

One pole is located at the origin to achieve high DC gain. The second pole is added on  $1/2f_s$  to suppress high frequency noise. The last pole is usually located at  $f_{ESR}$ , which is caused by ESR of output capacitor.

The two zeros are used to compensate LC resonance poles. The added poles and zeros are shown in picture below.




Fig 16. Open Loop Gain and Phase Margin

In Buck converter, the normal mathematic transfer function of power stage is shown below.

$$G_{vd}(s) = \frac{V_{in} (1 + \frac{s}{\omega_{ESR}})}{1 + \frac{s}{Q_0 \omega_0} + \frac{s^2}{\omega_0^2}}$$

Where

$$\omega_0 = \frac{1}{\sqrt{L_F C_{out}}}$$

$$\omega_{ESR} = \frac{1}{R_{ESR} C_{out}}$$

$$Q_0 = \frac{R_o}{\sqrt{L_F / C_{out}}}$$

Following compensation in control loop circuit, there is a PWM comparator. The amplitude of the PWM is  $V_{in}/k_{FF}$ ,  $V_{in}$  feed forward, and finally, the stability has nothing with  $V_{in}$ . The transfer function of PWM comparator is shown below:

$$G_M(s) = \frac{1}{V_{RAMP}} = \frac{k_{FF}}{V_{in}}$$

The compensator transfer function is shown below:

$$G_c(s) = K_{mid} \frac{(1 + \frac{\omega_{z1}}{s})(1 + \frac{s}{\omega_{z2}})}{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})}$$

The small signal open loop response of buck converter is the product of power stage, compensator and PWM comparator transfer functions:

$$T_{vd}(s) = G_{vd}(s)G_M(s)G_c(s)$$

$$= K_{mid} \frac{(1 + \frac{\omega_{z1}}{s})(1 + \frac{s}{\omega_{z2}})}{(1 + \frac{s}{\omega_{p1}})(1 + \frac{s}{\omega_{p2}})} \frac{1 + \frac{s}{\omega_{ESR}}}{1 + \frac{s}{Q_0\omega_0} + \frac{s^2}{\omega_0^2}} k_{FF}$$

In Fig 15,  $R_{FB1}$  &  $R_{FB2}$  are divider resistor and they determine the desired  $V_{out}$ .

Here provides a simplified compensator parameters design method:

1.  $R_{FB1}$  &  $R_{FB2}$  calculation:

$R_{FB2}$  is selected for  $1k\Omega \sim 5k\Omega$  and  $R_{FB1}$  can be calculated:

$$R_{FB1} = R_{FB2}(V_{out}/V_{REF} - 1)$$

2. Select  $\omega_c$  and  $K_{mid}$  calculation

$\omega_c$  is crossing radian frequency and usually:

$$\omega_c = 1/20 \sim 1/5 \omega_s$$

$K_{mid}$  (mid-frequency gain) can be calculated approximatively:

$$K_{mid} = \omega_c / (\omega_b k_{FF})$$

$k_{FF} = 15$  is SQ33068 feedforward parameter.

$R_2$  can be calculated:

$$R_2 = K_{mid} R_{FB1}$$

3.  $\omega_{z1}$  &  $\omega_{z2}$  calculation

These zeros are needed to cancel the LC oscillation peak and their value can be selected as below:

$$\omega_{z1} = 0.5 \omega_0, \omega_{z2} = \omega_0$$

Usually output capacitor has serial parasitic resistor and a zero is located at  $R_{ESR}C_{out}$ . A pole is needed here to reduce ESR impact. Final pole is usually located at  $\omega_s/2$  ( $\omega_s = 2\pi f_s$ ) to restrain switching frequency influence:

$$\omega_{p1} = \omega_{ESR}, \omega_{p2} = \omega_s/2$$

4. Compensator resistor and capacitor calculation


Once poles and zeros' value are determined, in compensator, these poles and zeros are fabricated by the resistor and capacitors and can be calculated as below:

$$C_2 = 1/\omega_{z1}R_2, C_3 = 1/\omega_{p2}R_2$$

$$C_1 = 1/\omega_{z2}R_{FB1}, R_1 = 1/\omega_{p1}C_1$$

Referring to Fig 16, the phase margin,  $\Phi_M$ , is the difference between the loop phase at  $\omega_c$  and  $-180^\circ$ . Usually,  $50^\circ$  to  $70^\circ \Phi_M$  in design is considered ideal.

## EMI Filter Design Guide



**Fig 17. Buck EMI Filter**

The EMI filter design steps are as follows:

1. Calculate the required attenuation of the EMI filter at the switching frequency

$$Attn = 20 \log \left( \frac{I_{peak} \cdot 1\mu V}{\pi^2 f_s C_{in}} \sin(\pi D_{max}) \right) - V_{max}$$

$V_{max}$  is the allowed dB  $\mu V$  noise level for the applicable EMI standard.

2. Input filter inductor  $L_{IN}$  is usually selected between 1-10  $\mu H$ . It can be lower to reduce losses in a high current design;

3. Calculate input filter capacitor  $C_F$

$$C_F = \frac{1}{L_{IN}} \left( \frac{10^{\frac{|Attn|}{40}}}{2\pi f_s} \right)^2$$

The output impedance of the EMI filter must be extremely small and the EMI filter does not affect the loop gain of the buck converter. The resonant frequency of the EMI filter is:

$$f_{res\_filter} = \frac{1}{2\pi \sqrt{L_{IN} C_F}}$$

$R_D$  is used to reduce the peak output impedance at  $f_{res\_filter}$  to reduce EMI filter impact on loop gain of the buck converter.  $C_D$  blocks the DC component of the input voltage to avoid power loss in  $R_D$ .  $C_D$  should have lower impedance than  $R_D$  at  $f_{res\_filter}$  with a capacitance value greater than that of the input capacitor  $C_{IN}$ :

$$C_D \geq 4C_{IN}$$

Select the damping resistor  $R_D$ :

$$R_D = \sqrt{\frac{L_{IN}}{C_{IN}}}$$

## Layout Considerations

A proper PCB design must follow the below guidelines:

- (a) To achieve a good EMI performance and to reduce the switching frequency voltage ripples, the output of the EMI rectifier should be connected to the  $C_{IN}$  capacitor first, then to the switching circuit.
- (b) The inductor should be connected to the  $C_{OUT}$  capacitor first, and then to the load for a small output voltage ripples.
- (c) The LX switching node being short, wide and small is benefit to EMI. The parasitic inductor here should be as small as possible to decrease LX peak ringing amplitude, which may be exceed maximum voltage stress of MOSFET. If the LX peak ringing amplitude is excessive, the snubber between LX and GND is needed.
- (d) Input capacitors, output capacitors, inductors and MOSFETs are placed on the top side of the PCB for a good cooling environment.
- (e) The circuit loop of all switching circuit should be kept as small as possible to decrease disturbance as shown in Fig. 18: High-side & Low-side power loop, High-side & Low-side driver circuit loop.
- (f)  $C_{BST}$  and  $C_{VCC}$  should be as close as possible to the IC to minimize the loop. High-side & Low-side driver circuit loops are also should be small. Placing a 2ohm-10ohm resistor in series with  $C_{BST}$  to slows down high-side MOSFET turn on speed can reduce the LX peak ringing amplitude.




Fig 18. Switching Loop in Buck

- (g) Small signal ground should be different part with power ground to avoid noise from power stage. COMP, FB, RT, SS/TRK, SYNCIN pin should be away from LX, BST, HO, LO pin to avoid disturbances. Use internal layer as ground plane if possible.
- (h) The distance between LX and ILIM pin where ILIM resistor is set should be as close as possible.
- (i) Connect the PGND pin to the system ground plane

using an array of vias under the exposed pad. Connect the PGND directly to the input and output capacitors.

## IC Layout Reference






Fig 19. SQ33068 Layout Reference


## QFN3.5×4.5 -20 Package Outline & PCB Layout Design




Top View



Bottom View



Side View




Recommended Pad Layout


**Notes:** All dimension in millimeter and exclude mold flash & metal burr.

## Taping & Reel Specification

### 1. QFN3.5×4.5-20 taping orientation



### 2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch (mm)	Reel size (Inch)	Trailer length (mm)	Leader length (mm)	Qty per reel
QFN3.5×4.5	12	8	13"	400	400	5000

### 3. Others: NA