16-bit Proprietary Microcontroller смоз

F²MC-16LX MB90570A/570C Series

MB90573/574C/F574A/V570A

The MB90570A/570C series is a general-purpose 16-bit microcontroller developed and designed by Fujitsu for process control applications in consumer products that require high-speed real time processing. It contains an I²C bus interface that allows inter-equipment communication to be implemented readily. This product is well adapted to car audio equipment, VTR systems, and other equipment and systems.

The instruction set of F²MC-16LX CPU core inherits AT architecture of F²MC^{*} family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90570A/570C series has peripheral resources of an 8/10-bit A/D converter, an 8-bit D/A converter, UART (SCI), an extended I/O serial interface, an 8/16-bit up/down counter/timer, an 8/16-bit PPG timer, I/O timer (a 16-bit free run timer, an input capture (ICU), an output compare (OCU)).

*: F²MC is the abbreviation for Fujitsu Flexible Microcontroller.

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

- Clock Embedded PLL clock multiplication circuit Operating clock (PLL clock) can be selected from 1/2 to 4× oscillation (at oscillation of 4 MHz, 4 MHz to 16 MHz). Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, 4× PLL clock, operation at Vcc of 5.0 V) Maximum memory space 16 Mbytes Instruction set optimized for controller applications Rich data types (bit, byte, word, long word) Rich addressing mode (23 types) Enhanced signed multiplication/division instruction and RETI instruction functions Enhanced precision calculation realized by the 32-bit accumulator Instruction set designed for high level language (C) and multi-task operations Adoption of system stack pointer Enhanced pointer indirect instructions Barrel shift instructions • Program patch function (for two address pointers) Enhanced execution speed 4-byte instruction queue • Enhanced interrupt function 8 levels, 34 factors Automatic data transmission function independent of CPU operation Extended intelligent I/O service function (EI2OS): Up to 16 channels Embedded ROM size and types Mask ROM: 128 kbytes/256 kbytes Flash ROM: 256 kbytes Embedded RAM size:6 kbytes/10 kbytes (mask ROM) 10 kbytes (flash memory) 10 kbytes (evaluation device) Low-power consumption (standby) mode Sleep mode (mode in which CPU operating clock is stopped) Stop mode (mode in which oscillation is stopped) CPU intermittent operation mode Hardware standby mode Process CMOS technology • I/O port General-purpose I/O ports (CMOS): 63 ports General-purpose I/O ports (with pull-up resistors): 24 ports General-purpose I/O ports (open-drain): 10 ports Total: 97 ports • Timer Timebase timer/watchdog timer: 1 channel 8/16-bit PPG timer: 8-bit \times 2 channels or 16-bit \times 1 channel
- 8/16-bit up/down counter/timer: 1 channel (8-bit × 2 channels)

(Continued)						
 16-bit I/O timer 16-bit free run timer: 	1 channel					
Input capture (ICU):	Generates an interrupt request by latching a 16-bit free run timer counter value upon					
input capture (ICO).	detection of an edge input to the pin.					
Output compare (OCL): Generates an interrupt request and reverse the output level upon detection of a match					
Output compare (OCO	between the 16-bit free run timer counter value and the compare setting value.					
 Extended I/O serial int 	· •					
 I²C interface (1 channel) 						
Serial I/O port for supp	,					
 UART0 (SCI), UART1 	-					
With full-duplex double						
-	r clock synchronized transmission can be selectively used.					
 DTP/external interrupt 						
	extended intelligent I/O service (EI2OS) and generating an external interrupt triggered					
by an external input.						
 Delayed interrupt gene 	ration module					
Generates an interrupt	request for switching tasks.					
 8/10-bit A/D converter 	(8 channels)					
8/10-bit resolution						
Starting by an external trigger input.						
Conversion time: 26.3	μs					
8-bit D/A converter (based on the R-2R system)						
8-bit resolution: 2 char	inels (independent)					
Setup time: 12.5 μs						
Watch timer: 1 channel						

- Chip select output (8 channels) An active level can be set.
- Clock output function

■ PRODUCT LINEUP

Part number		MB90573	MB90574C	MB90F574A	MB90V570A
Item					
Classification	١				Evaluation product
ROM size		128 kbytes	256	kbytes	None
RAM size		6 kbytes	6 kbytes 10 kbytes		
CPU functior	าร		Instruction bit le Instruction lengt Data bit length: execution time: 62.5	f instructions: 340 ngth: 8 bits, 16 bits h: 1 byte to 7 bytes 1 bit, 8 bits, 16 bits ns (at machine clock of nachine clock of 16 MH	,
Ports		Gen	eral-purpose I/O por al-purpose I/O ports	ports (CMOS output): (ts (with pull-up resiston (N-ch open-drain outp tal: 97	r): 24
UART0 (SCI)), UART1 (SCI)	Clock synchronized transmission (62.5 kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or b master/slave connection.			615 bps)
8/10-bit A/D converter		Resolution: 8/10-bit Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)			
8/16-bit PPG timer		A pulse wav	PPG operation e of given intervals	1 (or 8-bit × 2 channel n of 8-bit or 16-bit and given duty ratios ca ation of 4 MHz, machir	an be output.
8/16-bit up/down counter/ timer		Number of channels: 1 (or 8-bit × 2 channels) Event input: 6 channels 8-bit up/down counter/timer used: 2 channels 8-bit re-load/compare function supported: 1 channel			ls
	16-bit free run timer			of channel: 1 w interrupts	
16-bit I/O timer	Output compare (OCU)	Pin		f channels: 4 n signal of compare reg	jister
	Input capture (ICU)	Rewriting a rec		f channels: 2 bin input (rising, falling,	or both edges)

(Continued)

Part number Item	MB90573	MB90574C	MB90F574A	MB90V570A
DTP/external interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (EI ² OS) can be used.			
Delayed interrupt generation module	An interrupt gener		tching tasks used in r ems.	real time operating
Extended I/O serial interface	Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first			
I ² C interface		Serial I/O port for sup	oporting Inter IC BUS	5
Timebase timer	18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz)			
8-bit D/A converter	8-bit resolution Number of channels: 2 channels Based on the R-2R system			
Watchdog timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)			is, 458.75 ms
Low-power consumption (standby) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware standby			lware standby
Process	CMOS			
Power supply voltage for operation*	4.5 V to 5.5 V			

* : Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS.") Assurance for the MB90V570A is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0 °C to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90573	MB90F574A	MB90574C
FPT-120P-M24	0	0	×
FPT-120P-M13	0	0	0
FPT-120P-M21	×	0	0

 \odot : Available $\times:$ Not available

Note : For more information about each package, see section "■ PACKAGE DIMENSIONS."


■ DIFFERENCES AMONG PRODUCTS

Memory Size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V570A does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V570A, images from FF4000_H to FFFFF_H are mapped to bank 00, and FE0000_H to FF3FFF_H to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90573/574C/F574A, images from FF4000H to FFFFFFH are mapped to bank 00, and FF0000H to FF3FFFH to bank FF only.
- The products designated with /A or /C are different from those without /A or /C in that they are DTP/externallyinterrupted types which return from standby mode at the ch.0 to ch.1 edge request.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.		a : .,	
LQFP *1 QFP *2	Pin name	Circuit type	Function
92,93	X0,X1	А	High speed oscillator pins
74,73	X0A,X1A	В	Low speed oscillator pins
89 to 87	MD0 to MD2	С	These are input pins used to designate the operating mode. They should be connected directly to Vcc or Vss.
90	RST	С	Reset input pin
86	HST	С	Hardware standby input pin
95 to 102	P00 to P07	D	In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR0). When set for output, this setting will be invalid.
	AD00 toAD07		In external bus mode, these pins function as address low output/data low I/O pins.
103 to 110	P10 to P17	D	In single chip mode, these are general purpose I/O pins. When set for input, they can be set by the pull-up resistance setting register (RDR1). When set for output, the setting will be invalid.
	AD08 toAD15		In external bus mode, these pins function as address middle output/ data high I/O pins.
	P20 to P27		In single chip mode this is a general-purpose I/O port.
111 to 118	A16 to A23	E	In external bus mode, these pins function as address high output pins.
	P30		In single chip mode this is a general-purpose I/O port.
120	ALE	E	In external bus mode, this pin functions as the address latch enable signal output pin.
	P31		In single chip mode this is a general-purpose I/O port.
1	RD	E	In external bus mode, this pin functions as the read strobe signal output pin.
	P32		In single chip mode this is a general-purpose I/O port.
2	WRL	E	In external bus mode, this pin functions as the data bus lower 8-bit write strobe signal output pin.
	P33		In single chip mode this is a general-purpose I/O port.
3	WRH	E	In external bus mode, this pin functions as the data bus upper 8-bit write strobe signal output pin.
	P34		In single chip mode this is a general-purpose I/O port.
4	HRQ	E	In external bus mode, this pin functions as the hold request signal in- put pin.
	P35		In single chip mode this is a general-purpose I/O port.
5	HAK	E	In external bus mode, this pin functions as the hold acknowledge sig- nal output pin.
6	P36	Е	In single chip mode this is a general-purpose I/O port.
0	RDY	L	In external bus mode, this pin functions as the ready signal input pin.

*1 : FPT-120P-M24

*2 : FPT-120P-M13, FPT-120P-M21

Pin no.	Circu		
LQFP *1 QFP *2	Pin name	Circuit type	Function
	P37		In single chip mode this is a general-purpose I/O port.
7	CLK	E	In external bus mode, this pin functions as the clock (CLK) signal output pin.
	P40		In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
9	SINO	F	This is also the UART ch.0 serial data input pin. While UART ch.0 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation.
10	P41	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SOT0		This is also the UART ch.0 serial data output pin. This function is valid when UART ch.0 is enabled for data output.
11	P42	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SCK0		This is also the UART ch.0 serial clock I/O pin. This function is valid when UART ch.0 is enabled for clock output.
	P43		In single chip mode this is a general-purpose I/O port. It can be set to open-drain by the ODR4 register.
12	SIN1	F	This is also the UART ch.1 serial data input pin. While UART ch.1 is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed. If shared by output from other functions, this pin should be output disabled during SIN operation.
13	P44	F	In single chip mode this is a general-purpose I/O port. It can be set to opendrain by the ODR4 register.
15	SOT1		This is also the UART ch.1 serial data output pin. This function is valid when UART ch.1 is enabled for data output.
14	P45	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
	SCK1	1	This is also the UART ch.1 serial clock I/O pin. This function is valid when UART ch.1 is enabled for clock output.
15,16	P46,P47	F	In single chip mode this is a general-purpose I/O port. It can be set to open drain by the ODR4 register.
10,10	PPG0,PPG1		These are also the PPG0, 1 output pins. This function is valid when PPG0, 1 output is enabled.
	P50		In single chip mode this is a general-purpose I/O port.
17	SIN2	E	This is also the I/O serial ch.0 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.

*1 : FPT-120P-M24

*2 : FPT-120P-M13, FPT-120P-M21

Pin no.			
LQFP *1 QFP *2	Pin name	Circuit type	Function
	P51		In single chip mode this is a general-purpose I/O port.
18	SOT2	E	This is also the I/O serial ch.0 data output pin. This function is valid when serial ch.0 is enabled for serial data output.
	P52		In single chip mode this is a general-purpose I/O port.
19	SCK2	E	This is also the I/O serial ch.0 clock I/O pin. This function is valid when serial ch.0 is enabled for serial data output.
	P53		In single chip mode this is a general-purpose I/O port.
20	SIN3	E	This is also the I/O serial ch.1 data input pin. During serial data input, this input signal is in continuous use, and therefore the output function should only be used when needed.
	P54		In single chip mode this is a general-purpose I/O port.
21	SOT3	E	This is also the I/O serial ch.1 data output pin. This function is valid when serial ch.1 is enabled for serial data output.
	P55		In single chip mode this is a general-purpose I/O port.
22	SCK3	E	This is also the I/O serial ch.1 clock I/O pin. This function is valid when serial ch.1 is enabled for serial data output.
	P56,P57	E	In single chip mode this is a general-purpose I/O port.
23,24	INO,IN1		These are also the input capture ch.0/1 trigger input pins. During input capture signal input on ch.0/1 this function is in continuous use, and therefore the output function should only be used when needed.
25	P60		In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
25	SIN4	F	This is also the I/O serial ch.2 data input pin. During serial data input this function is in continuous use, and therefore the output function should only be used when needed.
26	P61	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
	SOT4		This is also the I/O serial ch.2 data output pin. This function is valid when serial ch.2 is enabled for serial data output.
27	P62	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
	SCK4		This is also the I/O serial ch.2 serial clock I/O pin. This function is valid when serial ch.2 is enabled for serial data output.
28	P63	F	In single chip mode this is a general-purpose I/O port. When set for input it can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
	СКОТ		This is also the clock monitor output pin. This function is valid when clock monitor output is enabled.

*1 : FPT-120P-M24

*2 : FPT-120P-M13, FPT-120P-M21

Pin no.	o : :/		
LQFP *1 QFP *2	Pin name	Circuit type	Function
P64 to P67	P64 to P67	F	In single chip mode these are general-purpose I/O ports. When set for input they can be set by the pull-up resistance register (RDR6). When set for output this setting will be invalid.
23 10 32	OUT0 to OUT3		These are also the output compare ch.0 to ch.3 event output pins. This function is valid when the respective channel(s) are enabled for output.
35 to 37	P70 to P72	E	These are general purpose I/O ports.
40,41	P73,P74	1	These are general purpose I/O ports.
40,41	DA0,DA1	- 1	These are also the D/A converter ch.0,1 analog signal output pins.
	P80 to P87		These are general purpose I/O ports.
46 to 53	AN0 to AN7	K	These are also A/D converter analog input pins. This function is valid when analog input is enabled.
	P90 to P97		These are general purpose I/O ports.
55 to 62	CS0 to CS7	E	These are also chip select signal output pins. This function is valid when chip select signal output is enabled.
34	С	G	This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μ F ceramic capacitor. Note that this is not required on the FLASH model (MB90F574A) and MB90574C.
	PA0		This is a general purpose I/O port.
64	AINO	E	This pin is also used as count clock A input for 8/16-bit up-down counter ch.0.
	IRQ6		This pin can also be used as interrupt request input ch. 6.
	PA1		This is a general purpose I/O port.
65	BIN0	E	This pin is also used as count clock B input for 8/16-bit up-down counter ch.0.
	PA2		This is a general purpose I/O port.
66	ZINO	E	This pin is also used as count clock Z input for 8/16-bit up-down counter ch.0.
	PA3		This is a general purpose I/O port.
67	AIN1	E	This pin is also used as count clock A input for 8/16-bit up-down counter ch.1.
	IRQ7		This pin can also be used as interrupt request input ch.7.
	PA4		This is a general purpose I/O port.
68	BIN1	E	This pin is also used as count clock B input for 8/16-bit up-down counter ch.1.
	PA5		This is a general purpose I/O port.
69	ZIN1	E	This pin is also used as count clock Z input for 8/16-bit up-down counter ch.1.

*1 : FPT-120P-M24

*2 : FPT-120P-M13, FPT-120P-M21


(Continued)

Pin no.		0:====:+	
LQFP *1 QFP *2	Pin name	Circuit type	Function
	PA6		This is a general purpose I/O port.
70	SDA		This pin is also used as the data I/O pin for the I ² C interface. This function is valid when the I ² C interface is enabled for operation. While the I ² C interface is operating, this port should be set to the input level (DDRA: bit6 = 0).
	PA7		This is a general purpose I/O port.
71	SCL	L	This pin is also used as the clock I/O pin for the I ² C interface. This function is valid when the I ² C interface is enabled for operation. While the I ² C interface is operating, this port should be set to the input level (DDRA: bit7 = 0).
	PB0, PB1 to PB5		These are general-purpose I/O ports.
72, 75 to 79	72, E	Е	These pins are also the external interrupt input pins. IRQ0, 1 are en- abled for both rising and falling edge detection, and therefore cannot be used for recovery from STOP status for MB90573. However, IRQ0, 1 can be used for recovery from STOP status for MB90V570A, MB90F574A and MB90574C.
	PB6		This is a general purpose I/O port.
80	ADTG	E	This is also the A/D converter external trigger input pin. While the A/D converter is in input operation, this input signal is in continuous use, and therefore the output function should only be used when needed.
81	PB7	Е	This is a general purpose I/O port.
82 to 85	PC0 to PC3	Е	These are general purpose I/O ports.
8,54,94	Vcc	Power supply	These are power supply (5V) input pins.
33,63, 91,119	Vss	Power supply	These are power supply (0V) input pins.
42	AVcc	Н	This is the analog macro (D/A, A/D etc.) Vcc power supply input pin.
43	AVRH	J	This is the A/D converter Vref+ input pin. The input voltage should not exceed Vcc.
44	AVRL	Н	This is the A/D converter Vref- input pin. The input voltage should not less than Vss.
45	AVss	Н	This is the analog macro (D/A, A/D etc.) Vss power supply input pin.
38	DVcc	Н	This is the D/A converter Vref input pin. The input voltage should not exceed Vcc.
39	DVss	Н	This is the D/A converter GND power supply pin. It should be set to Vss equivalent potential.

*1 : FPT-120P-M24

*2 : FPT-120P-M13, FPT-120P-M21

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
E	Vcc P-ch N-ch R D-D-C-Hysteresis input IoL = 4 mA	 CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) IoL = 4 mA
F	Vcc P-ch N-ch T R T R T T R T T T R T T T T T T T T	 CMOS hysteresis input/output pin. CMOS level output CMOS hysteresis input (Includes input shut down standby control function) lo∟ = 10 mA (Large current port)
G	Vcc Vcc P-ch N-ch 777	• C pin output (capacitance connector pin).
Н	Vcc	Analog power supply protector circuit.
Ι	Vcc P-ch N-ch TT Standby control for input interruption IoL = 4 mA	 CMOS hysteresis input/output Analog output/CMOS output dual-function pin (CMOS output is not available during analog output.) (Analog output priority: DAE = 1) Includes input shut down standby control function. IoL = 4mA

Туре	Circuit	Remarks
J	Vcc P-ch P-ch N-ch N-ch ANE AVR TTT	 A/D converter ref+ power supply input pin(AVRH), with power supply protector circuit.
к	Vcc P-ch P-ch N-ch 777 R D	 CMOS hysteresis input /analog input dual-function pin. CMOS output Includes input shut down function at input shut down standby.
L	Vcc N-ch N-ch N-ch N-ch Hysteresis input IoL = 4 mA	 Hysteresis input N-ch open-drain output Includes input shut down standby control function. IoL= 4mA

■ HANDLING DEVICES

1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be tied to V_{CC} or Ground through resistors. In this case those resistors should be more than 2 k Ω .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Unused Sub Clock Mode


If sub clock modes are not used, the oscillator should be connected to the X01A pin and X1A pin

5. Power Supply Pins (Vcc/Vss)

In products with multiple V_{cc} or V_{ss} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pin near the device.



6. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

7. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVRL, DVcc, DVss) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

8. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = DVcc = Vss.

9. N.C. Pins

The N.C. (internally connected) pins must be opened for use.


10. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more μ s (0.2 V to 2.7 V).

11. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on. (MB90573, MB90V570A)

The series without built-in step-down circuit have no oscillation setting time of step-down circuit, so outputs should not become indeterminate. (MB90F574A,MB90574C)



12. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. Turn on the power again to initialize these registers.

13. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

14. Precautions for Use of 'DIV A, Ri,' and 'DIVW A, Ri' Instructions

The signed multiplication-division instructions 'DIV A, Ri,' and 'DIVW A, RWi' should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value '00h.' If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than '00h,' then the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.


15. Precautions for Use of REALOS

Extended intelligent I/O service (EI²OS) cannot be used, when REALOS is used.


16. Caution on PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

BLOCK DIAGRAM



MEMORY MAP



Note : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".


For example, if an attempt has been made to access $00C000_{H}$, the contents of the ROM at FFC000_H are accessed actually. Since the ROM area of the FF bank exceeds 48 kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000_H to FFFFF_H looks, therefore, as if it were the image for 00400_{H} to $00FFFF_{H}$. Thus, it is recommended that the ROM data table be stored in the area of FF4000_H to FFFFF_H.

■ F²MC-16LX CPU PROGRAMMING MODEL


• Dedicated registers

АН	AL	: Accumulator (A) Dual 16-bit register used for storing results of calculation etc. The two 16-bit registers can be combined to be used as a 32-bit register.
	USP	: User stack pointer (USP) The 16-bit pointer indicating a user stack address.
	SSP	:System stack pointer (SSP) The 16-bit pointer indicating the status of the system stack address.
	PS	: Processor status (PS) The 16-bit register indicating the system status.
	PC	: Program counter (PC) The 16-bit register indicating storing location of the current instruction code.
	DPR	:Direct page register (DPR) The 8-bit register indicating bit 8 through 15 of the operand address in the short direct addressing mode.
	РСВ	: Program bank register (PCB) The 8-bit register indicating the program space.
	DTB	: Data bank register (DTB) The 8-bit register indicating the data space.
	USB	: User stack bank register (USB) The 8-bit register indicating the user stack space.
	SSB	:System stack bank register (SSB) The 8-bit register indicating the system stack space.
	ADB	:Additional data bank register (ADB) The 8-bit register indicating the additional data space.
32		

• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
00000н	PDR0	Port 0 data register	R/W	Port 0	ХХХХХХХА
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX
00002н	PDR2	Port 2 data register	R/W	Port 2	ХХХХХХХА
00003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	Port 5	ХХХХХХХА
00006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	Port 7	XXXXXXXX
00008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXX
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXXX
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXXXXX
00000Вн	PDRB	Port B data register	R/W	Port B	XXXXXXXX
00000Сн	PDRC	Port C data register	R/W	Port C	XXXXXXXX
00000Dн to 00000Fн			(Disabled)		
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000
000016н	DDR6	Port 6 direction register	R/W	Port 6	00000000
000017н	DDR7	Port 7 direction register	R/W	Port 7	00000 _В
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000000
000019н	DDR9	Port 9 direction register	R/W	Port 9	00000000
00001Ан	DDRA	Port A direction register	R/W	Port A	00000000
00001Вн	DDRB	Port B direction register	R/W	Port B	00000000
00001Cн	DDRC	Port C direction register	R/W	Port C	00000000
00001DH	ODR4	Port 4 output pin register	R/W	Port 4	00000000
00001Eн	ADER	Analog input enable register	R/W	Port 8, 8/10-bit A/D converter	1 1 1 1 1 1 1 1 _B
00001Fн			(Disabled)		
000020н	SMR0	Serial mode register 0	R/W	UART0	00000000
000021н	SCR0	Serial control register 0	R/W	(SCI)	00000100в

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000022н	SIDR0/ SODR0	Serial input data register 0/ serial output data register 0	R/W		ХХХХХХХА
000023н	SSR0	Serial status register 0	R/W	(SCI)	00001-00в
000024н	SMR1	Serial mode register 1	R/W		00000000
000025н	SCR1	Serial control register 1	R/W		00000100в
000026н	SIDR1/ SODR1	Serial input data register 1/ serial output data register 1	R/W	UART1 (SCI)	XXXXXXXX
000027н	SSR1	Serial status register 1	R/W	-	00001-00в
000028н	CDCR0	Communications prescaler control register 0	R/W	Communica- tions prescaler register 0	0 — — — 1 1 1 1в
000029н		(Disab	led)		
00002Ан	CDCR1	Communications prescaler control register 1	R/W	Communica- tions prescaler register 0	0 — — — 1 1 1 1в
00002Bн to 00002Fн		(Disab	led)		
000030н	ENIR	DTP/interrupt enable register	R/W		00000000
000031н	EIRR	DTP/interrupt factor register	R/W	DTP/external	X X X X X X X X X _B
000032н	ELVR	Request level setting register	R/W	interrupt circuit	00000000
000033н		Request level setting register	17/ 44		00000000
000034н		(Disab	led)		
000035н		(DISAD	ieu)		
000036н	ADCS1	A/D control status register lower digits	R/W		000000000
000037н	ADCS2	A/D control status register upper digits	R/W or W	8/10-bit A/D converter	000000000
000038н	ADCR1	A/D data register lower digits	R		X X X X X X X X X B
000039н	ADCR2	A/D data register upper digits	W		00001-ХХв
00003Ан	DADR0	D/A converter data register ch.0	R/W		X X X X X X X X X B
00003Вн	DADR1	D/A converter data register ch.1	R/W	8-bit D/A	X X X X X X X X X B
00003Сн	DACR0	D/A control register 0	R/W	converter	———————————————
00003Dн	DACR1	D/A control register 1	R/W		———————————————
00003Ен	CLKR	Clock output enable register	R/W	Clock monitor function	0000 _В
00003Fн		(Disab	led)	, I	
000040н	PRLL0	PPG0 reload register L ch.0	R/W	8/16-bit PPG	X X X X X X X X X B
000041н	PRLH0	PPG0 reload register H ch.0	R/W	timer 0	XXXXXXXX



000043н Я 000044н Я 000045н Я 000046н Я 000047н Я 000048н Я 000048н Я 000048н Я 00004Ан Я 00004Ан Я 00004Ан Я 00004Ан Я 00004Ан Я 00004Ан Я	PRLL1 PRLH1 PPGC0 PPGC1 PPGOE SMCSL0	PPG1 reload register L ch.1 PPG1 reload register H ch.1 PPG0 operating mode control register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status	R/W R/W R/W R/W R/W	8/16-bit PPG timer 1 8/16-bit PPG timer 0 8/16-bit PPG timer 1 8/16-bit PPG	XXXXXXXXB XXXXXXXXB 0X000XX1B 0X000001B
000044н F 000045н F 000046н F 000047н S 000048н S 000048н S 000048н S 000048н S 000048н S 000048н S	PPGC0 PPGC1 PPGOE SMCSL0	PPG0 operating mode control register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status	R/W R/W R/W	8/16-bit PPG timer 0 8/16-bit PPG timer 1 8/16-bit PPG	0 X 0 0 0 X X 1 _в 0 X 0 0 0 0 0 1 _в
000045н F 000046н F 000047н S 000048н S 000048н S 000048н S 00004Ан C 00004Ан S 00004Сн S 00004Сн S	PPGC1 PPGOE SMCSL0	register ch.0 PPG1 operating mode control register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status	R/W R/W	timer 0 8/16-bit PPG timer 1 8/16-bit PPG	0 X 0 0 0 0 0 1 _B
000046н F 000047н S 000048н S 000049н S 00004Ан 00004Ан S 00004Сн S 00004Сн S	PPGOE SMCSL0	register ch.1 PPG0 and 1 output control registers ch.0 and ch.1 (Disable Serial mode control lower status	R/W	timer 1 8/16-bit PPG	
000047н 000048н 000049н 00004Ан 00004Ан 00004Сн 00004Сн S 00004Сн S	SMCSL0	ch.0 and ch.1 (Disable Serial mode control lower status			000000
000048н S 000049н S 00004Ан 00004Вн 00004Сн S 00004Сн S		Serial mode control lower status	ed)	timer 0, 1	00000ХХв
000049н SI 00004Ан 00004Вн 00004Сн SS 00004Сн SS 00004Ен			,	· · ·	
00004Ан 00004Вн 00004Сн SS 00004Сн SS 00004Ен	MCSH0	register 0	R/W	Future de d 1/0	—————————————————————————————————————
00004Вн 00004Сн S 00004Dн SI 00004Ен		Serial mode control upper status register 0	R/W	Extended I/O serial interface 0	00000010в
00004Cн S 00004Dн S 00004Eн	SDR0	Serial data register 0	R/W		XXXXXXXX
00004Dн SI 00004Eн		(Disable	ed)	· · · · ·	
00004Ен	SMCSL1	Serial mode control lower status register 1	R/W		—————————————————————————————————————
	MCSH1	Serial mode control upper status register 1	R/W	Extended I/O serial interface 1	00000010в
00004Fн	SDR1	Serial data register 1	R/W		XXXXXXXX
		(Disable	ed)		
000050н		ICI I data register et 0	Р		XXXXXXXX
000051 н	IPCP0	ICU data register ch.0	R	16-bit I/O timer	XXXXXXXX
000052н	IPCP1	ICI I data registar et 4	Р	(input capture	XXXXXXXX
000053н	IPCPT	ICU data register ch.1	R	(ICU) section)	XXXXXXXX
000054н	ICS01	ICU control status register	R/W	1	00000000
000055н		(Disable	ed)	· · · · ·	
000056н	TODT			16-bit I/O timer	00000000
000057н	TCDT	Free run timer data register	R/W	(16-bit free run	00000000
000058н	TCCS	Free run timer control status register	R/W	timer section)	00000000
000059н		(Disable	ed)	· · · · ·	
00005Ан					XXXXXXXX
00005Bн	OCCP0	OCU compare register ch.0	R/W		XXXXXXXX
00005Сн	00004			16-bit I/O timer	XXXXXXXX
00005Dн С	OCCP1	OCU compare register ch.1	R/W	(output compare - (OCU) section)	XXXXXXXX
00005Eн	00050				ХХХХХХХХВ
00005Fн (OCCP2	OCU compare register ch.2	R/W		XXXXXXXX

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000060н	00000				XXXXXXXX
000061н	OCCP3	OCU compare register ch.3	R/W	-	ХХХХХХХХ
000062н	OCS0	OCU control status register ch.0	R/W	16-bit I/O timer	000000в
000063н	OCS1	OCU control status register ch.1	R/W	 (output compare - (OCU) section) 	00000 _В
000064н	OCS2	OCU control status register ch.2	R/W	(,,	000000в
000065н	OCS3	OCU control status register ch.3	R/W		00000 _В
000066н		(Diach			
000067 н		(Disat	neu)		
000068н	IBSR	I ² C bus status register	R		00000000
000069н	IBCR	I ² C bus control register	R/W		00000000
00006Ан	ICCR	I ² C bus clock control register	R/W	I ² C interface	— — О X X X X Х _В
00006Вн	IADR	I ² C bus address register	R/W		— X X X X X X X В
00006Сн	IDAR	I ² C bus data register	R/W		XXXXXXXX
00006Dн		(Diach		11	
00006Ен		(Disat	lied)		
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	—————— 1 в
000070н	UDCR0	Up/down count register 0	R		00000000
000071н	UDCR1	Up/down count register 1	R		00000000
000072н	RCR0	Reload compare register 0	W	8/16-bit up/down counter/timer	00000000
000073н	RCR1	Reload compare register 1	W		00000000
000074н	CSR0	Counter status register 0	R/W	-	00000000
000075н		(Reserved	area)*3	11	
000076н	CCRL0	Counter control register 0	R/W		-0000000в
000077н	CCRH0		N/ VV	8/16-bit up/down counter/timer	00000000
000078н	CSR1	Counter status register 1	R/W		00000000
000079н		(Reserved	area)*3	· · · ·	
00007Ан	CCRL1	Counter control register 1	R/W	8/16-bit up/down	-0000000в
00007В н	CCRH1		F\$/ V V	counter/timer	-0000000в
00007Cн	SMCSL2	Serial mode control lower status register 2	R/W	Future de du/O	0000 _В
00007Dн	SMCSH2	Serial mode control higher status register 2	R/W	Extended I/O serial interface 2	00000010в
00007Ен	SDR2	Serial data register 2	R/W		XXXXXXXX
00007F н		(Disat	oled)	· · · · ·	

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000080н	CSCR0	Chip selection control register 0	R/W		0000 _В
000081н	CSCR1	Chip selection control register 1	R/W	-	0000 _В
000082н	CSCR2	Chip selection control register 2	R/W		0000 _В
000083н	CSCR3	Chip selection control register 3	R/W	Chip select output	0000 _В
000084н	CSCR4	Chip selection control register 4	R/W		0000 _В
000085н	CSCR5	Chip selection control register 5	R/W		0000 _В
000086н	CSCR6	Chip selection control register 6	R/W		0000 _В
000087н to 00008Вн		(Disabl	ed)		
00008Cн	RDR0	Port 0 input pull-up resistor setup register	R/W	Port 0	000000000
00008Dн	RDR1	Port 1 input pull-up resistor setup register	R/W	Port 1	000000000
00008Eн	RDR6	Port 6 input pull-up resistor setup register	R/W	Port 6	000000000
00008Fн to 00009Dн		(Disabl	ed)		
00009Eн	PACSR	Program address detection control status register	R/W	Address match detection function	000000000
00009Fн	DIRR	Delayed interrupt factor generation/ cancellation register	R/W	Delayed interrupt generation module	————— Ов
0000А0н	LPMCR	Low-power consumption mode control register	R/W	Low-power consumption	00011000в
0000A1 н	CKSCR	Clock select register	R/W	(standby) mode	1111100в
0000A2н to 0000A4н		(Disabl	ed)		
0000А5н	ARSR	Automatic ready function select register	W		001100в
0000А6н	HACR	Upper address control register	W	External bus pin	00000000
0000А7н	ECSR	Bus control signal select register	W		00000000
0000А8н	WDTC	Watchdog timer control register	R/W	Watchdog timer	XXXXXXXX
0000А9н	TBTC	Timebase timer control register	R/W	Timebase timer	1 – – 0 0 1 0 Ов
0000ААн	WTC	Watch timer control register	R/W	Watch timer	1 ХООООООВ

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
0000АВн					
to 0000ADн		(Disable	ed)		
0000AEн	FMCS	Flash control register	R/W	Flash interface	0 0 0 X 0 X X 0 _B
0000AFн		(Disable	ed)		
0000В0н	ICR00	Interrupt control register 00	, R/W		00000111 _B
0000B1н	ICR01	Interrupt control register 01	R/W	-	00000111в
0000В2н	ICR02	Interrupt control register 02	R/W	-	00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W	-	00000111в
0000В4н	ICR04	Interrupt control register 04	R/W	-	00000111в
0000В5н	ICR05	Interrupt control register 05	R/W	_	00000111в
0000В6н	ICR06	Interrupt control register 06	R/W	_	00000111в
0000 В7 н	ICR07	Interrupt control register 07	R/W	Interrupt	00000111в
0000B8н	ICR08	Interrupt control register 08	R/W	controller	00000111в
0000В9н	ICR09	Interrupt control register 09	R/W		00000111в
0000ВАн	ICR10	Interrupt control register 10	R/W		00000111в
0000ВВн	ICR11	Interrupt control register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W		00000111в
0000BDн	ICR13	Interrupt control register 13	R/W		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W		00000111в
0000BFн	ICR15	Interrupt control register 15	R/W		00000111в
0000C0н to 0000FFн		(External a	rea)*1		
000100н to 000###н		(RAM are	ea)*²		
000###н to 001FEFн		(Reserved a	area)* ³		
001FF0н		Program address detection register 0	R/W		XXXXXXXX
001FF1н	PADR0	Program address detection register 1	R/W		ХХХХХХХА
001FF2н		Program address detection register 2	R/W	Address match detection	ХХХХХХХА
001FF3н		Program address detection register 3	R/W	function	X X X X X X X X X _B
001FF4н	PADR1	Program address detection register 4	R/W		X X X X X X X X A
001FF5н		Program address detection register 5	R/W		XXXXXXXX
001FF6н to 001FFFн		(Reserved	area)		

Descriptions for read/write

R/W : Readable and writable

- R : Read only
- W : Write only

Descriptions for initial value

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is unused. The initial value is undefined.
- *1 : This area is the only external access area having an address of 0000FF_H or lower. An access operation to this area is handled as that to external I/O area.
- *2 : For details of the RAM area, see "■ MEMORY MAP".
- *3 : The reserved area is disabled because it is used in the system.
- Notes : For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.
 For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.
 The addresses following 0000FFH are reserved. No external bus access signal is generated.
 - Boundary ##### between the RAM area and the reserved area varies with the product model.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

	El ² OS	Interru	ot vector	Interrupt co	ontrol register	Drierity
Interrupt source	support	Number	Address	ICR	Address	Priority
Reset	×	# 08	FFFFDCH		_	High
INT9 instruction	×	# 09	FFFFD8H	_	_	_
Exception	×	# 10	FFFFD4н	_	_	
8/10-bit A/D converter	0	# 11	FFFFD0H		0000000	-
Input capture 0 (ICU) include	0	# 12	FFFFCC H	ICR00	0000В0н	
DTP0 (external interrupt 0)	0	# 13	FFFFC8H	ICR01	0000 B1 н	
Input capture 1 (ICU) include	0	# 14	FFFFC4 _H		UUUUDTH	
Output compare 0 (OCU) match	0	# 15	FFFFC0H	ICR02	0000 B 2н	
Output compare 1 (OCU) match	0	# 16	FFFFBC H		UUUUDZH	
Output compare 2 (OCU) match	0	# 17	FFFFB8H	ICR03	0000 В 3н	
Output compare 3 (OCU) match	0	# 18	FFFFB4H		UUUUDSH	
Extended I/O serial interface 0	0	# 19	FFFFB0H	ICR04	0000 В 4н	
16-bit free run timer	×	# 20	FFFFAC H	10/104	0000 D4 H	
Extended I/O serial interface 1	0	# 21	FFFFA8H	ICR05	0000 B 5н	
Watch timer	×	# 22	FFFFA4H		UUUUDDH	
Extended I/O serial interface 2	0	# 23	FFFFA0H	ICR06	0000 В 6н	
DTP1 (external interrupt 1)	0	# 24	FFFF9CH	ICRUO	UUUUDOH	
DTP2/DTP3 (external interrupt 2/ external interrupt 3)	0	# 25	FFFF98⊦	ICR07	0000 B7 н	
8/16-bit PPG timer 0 counter borrow	×	# 26	FFFF94H			
DTP4/DTP5 (external interrupt 4/ external interrupt 5)	0	# 27	FFFF90⊦	ICR08	0000B8н	
8/16-bit PPG timer 1 counter borrow	×	# 28	FFFF8CH			
8/16-bit up/down counter/timer 0 borrow/overflow/inversion	0	# 29	FFFF88 _H	ICP00	0000B0	
8/16-bit up/down counter/timer 0 compare match	0	# 30	FFFF84 _H	ICR09	0000В9н	
8/16-bit up/down counter/timer 1 borrow/overflow/inversion	0	# 31	FFFF80H	ICR10	0000ВАн	
8/16-bit up/down counter/timer 1 compare match	0	# 32	FFFF7CH		0000ВАн	
DTP6 (external interrupt 6)	0	# 33	FFFF78н	ICR11		*
Timebase timer	×	# 34	FFFF74 _H		0000ВВн	Low

(Continued)

Interrupt source	EI ² OS	Interrup	ot vector	Interrupt co	ntrol register	Priority
	support	Number	Address	ICR	Address	FIIOIILY
DTP7 (external interrupt 7)	0	# 35	FFFF70H	ICR12	0000BCH	High
I ² C interface	×	# 36	FFFF6CH		UUUUDCH	•
UART1 (SCI) reception complete	0	# 37	FFFF68н			
UART1 (SCI) transmission complete	0	# 38	FFFF64 _H	ICR13	0000BDн	
UART0 (SCI) reception complete	0	# 39	FFFF60H			
UART0 (SCI) transmission complete	0	# 40	FFFF5CH	ICR14	0000BEн	
Flash memory	×	# 41	FFFF58н			
Delayed interrupt generation module	×	# 42	FFFF54н	ICR15	0000BFн	▼ Low

 $\odot\,$:Can be used

 \times :Can not be used

○ :Can be used. With EI²OS stop function.

PERIPHERALS

1. I/O Port

(1) Input/output Port

Port 0 through 4, 6, 8, A and B are general-purpose I/O ports having a combined function as an external bus pin and a resource input. Port 0 to Port 3 have a general-purpose I/O ports function only in the single-chip mode.

Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

- Note : When a read-modify-write instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.
 - Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1").

(2) Register Configuration


	Address b	oit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00000н		(PDR1)		P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXX
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 1 da	-	•	,	h:+ 40	h:4 4 0	h :+ 44	h:+ 40	h it 0	h :+ 0	h:4 7		h:+ 0	la tial value
	Address 000001н		1	bit 13	1		-		bit 8			•••• bit 0	Initial value
		P17 R/W	P16 R/W	P15 R/W	P14 R/W	P13 R/W	P12 R/W	P11 R/W	P10 R/W		(PDR0	"	XXXXXXXXX
Port 2 da	ita registe			R/ VV	r///	r///	r////	r./ v v	r/ vv				
	Address b	•	,	• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000002н		(PDR3)		P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXX
		l		l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	700000000
Dort 2 da	to registe		201										
Port 3 da	Address	•	,	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
	000003н	P37	P36	P35					P30		(PDR2	. ÷	XXXXXXXXX
		R/W	R/W	R/W	R/W	R/W		R/W	R/W		(1 D102	-/	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Port 4 da	ta registe	er (PDF	R4)										
	Address I	•		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00004н		(PDR5)		P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXX
		l		l	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 5 da	-	•	,										
	Address 000005⊦	bit 15		bit 13		-			bit 8	bit 7		···· bit 0	Initial value
	000000	P57	P56	P55		P53			P50		(PDR4	4)	XXXXXXXX
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Port 6 da	-												
	Address t 000006н			••bit 8		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
			(PDR7)		P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 7 da	-	•	,										
	Address 000007н	bit 15	bit 14	bit 13						bit 7		· · · · bit 0	Initial value
	000007	—	—	_	P74				P70		(PDR6	6)	XXXXX I
		_	_	_	R/W	R/W	R/W	R/W	R/W				
Port 8 da	ita registe	er (PDF	R8)										
1 011 0 00	Address b	oit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000000				P87	P86	P85	P84	P83	P82	P81	P80	XXXXXXXX
	000008н		(PDR9)		F0/			-					~~~~~


	Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
	000009н	P97	P96	P95	P94	P93	P92	P91	P90		(PDR8)	XXXXXXXX в
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Port A dat	•	`	,	1.1.0		1.11.0			1.11.0	1.11.0		1.11.0	
	Address I 00000AH			· · bit 8		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
			(PDRB)	L	PA7 R/W	PA6 R/W	PA5 R/W	PA4 R/W	PA3 R/W	PA2 R/W	PA1 R/W	PA0 R/W	XXXXXXXXB
Port B dat	a registe	er (PD	RB)		N/ W	IN/ VV	17/11	17/10	N/ V V	17/10	N/ V V	N/ W	
	Address	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00000Вн		(PDRA)		PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	XXXXXXXX в
	_	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port C dat	-												
	Address				bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
		(Disabled		—	—	—	—	PC3	PC2	PC1	PC0	XXXXXXXXB
Port 0 dire	ction re	gister	(DDR0)			_	_	_	R/W	R/W	R/W	R/W	
	Address I	oit 15 · ·		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000010н		(DDR1)		D07	D06	D05	D04	D03	D02	D01	D00	0000000в
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 1 dire		-	. ,										
	Address 000011 _H	bit 15		bit 13	bit 12	bit 11	bit 10	bit 9		bit 7			Initial value
		D17 R/W	D16 R/W	D15 R/W	D14 R/W	D13 R/W	D12 R/W	D11 R/W	D10 R/W		(DDR0)	0000000в
Dart 2 dira	otion ro				r./ v v	r./ v v	R/ W	r./ VV	r///				
Port 2 dire		-	. ,		h:4 7	h:+ C	h:4 C	L:4	h it 0	L:1 0	b :4	h it 0	he fille have have
		oit 15 · ·			DIT /	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000012н	[DOZ	Dac	Doc		Daa	Daa	D04	Daa	00000000
			(DDR3)		D27 R/W	D26	D25	D24	D23	D22 R/W	D21	D20	0000000в
	000012н		(DDR3)		D27 R/W	D26 R/W	D25 R/W		D23 R/W	D22 R/W	D21 R/W	D20 R/W	00000000 в
• Port 3 dire	000012⊦ ection re	gister	(DDR3)		R/W	R/W	R/W	D24 R/W	R/W	R/W	R/W	R/W	
• Port 3 dire	000012н	gister bit 15	(DDR3) (DDR3) bit 14	bit 13	R/W bit 12	R/W bit 11	R/W bit 10	D24 R/W bit 9	R/W bit 8	R/W	R/W	R/W	Initial value
• Port 3 dire	000012⊦ ection re Address	gister bit 15 D37	(DDR3) (DDR3) bit 14 D36	bit 13 D35	R/W bit 12 D34	R/W bit 11 D33	R/W bit 10 D32	D24 R/W bit 9 D31	R/W bit 8 D30	R/W	R/W	R/W	Initial value
Port 3 dire	000012⊦ ection re Address 000013⊦	gister bit 15 D37 R/W	(DDR3) (DDR3) bit 14 D36 R/W	bit 13 D35 R/W	R/W bit 12	R/W bit 11	R/W bit 10	D24 R/W bit 9	R/W bit 8	R/W	R/W	R/W	Initial value
 Port 3 dire Port 4 dire 	000012⊢ ection re Address 000013⊢ ection re	gister bit 15 D37 R/W gister	(DDR3) bit 14 D36 R/W (DDR4)	bit 13 D35 R/W	R/W bit 12 D34 R/W	R/W bit 11 D33 R/W	R/W bit 10 D32 R/W	D24 R/W bit 9 D31 R/W	R/W bit 8 D30 R/W	R/W bit 7	R/W (DDR2	R/W	Initial value 00000000 ⊧
Port 3 dire	000012⊦ ection re Address 000013⊦	gister bit 15 D37 R/W gister bit 15	(DDR3) bit 14 036 R/W (DDR4)	bit 13 D35 R/W	R/W bit 12 D34 R/W bit 7	R/W bit 11 D33 R/W bit 6	R/W bit 10 D32 R/W bit 5	D24 R/W bit 9 D31 R/W bit 4	R/W bit 8 D30 R/W bit 3	R/W bit 7 bit 2	R/W (DDR2 bit 1	R/W	Initial value 00000000 ⊧ Initial value
Port 3 dire Port 4 dire	ection re Address 000013H ection re Address b	gister bit 15 D37 R/W gister bit 15	(DDR3) bit 14 D36 R/W (DDR4) (DDR5)	bit 13 D35 R/W	R/W bit 12 D34 R/W	R/W bit 11 D33 R/W	R/W bit 10 D32 R/W	D24 R/W bit 9 D31 R/W	R/W bit 8 D30 R/W	R/W bit 7	R/W (DDR2	R/W bit 0 D40	Initial value 00000000 ⊧
Port 3 dire Port 4 dire	ection re Address 000013H ection re Address b	gister bit 15 D37 R/W gister bit 15 ···	(DDR3) bit 14 D36 R/W (DDR4) (DDR5)	bit 13 D35 R/W	R/W bit 12 D34 R/W bit 7 D47	R/W bit 11 D33 R/W bit 6 D46	R/W bit 10 D32 R/W bit 5 D45	D24 R/W bit 9 D31 R/W bit 4 D44	R/W bit 8 D30 R/W bit 3 D43	R/W bit 7 bit 2 D42	R/W (DDR2 bit 1 D41	R/W	Initial value 00000000∎ Initial value
Port 3 dire	ection re Address 000013H ection re Address b	gister bit 15 D37 R/W gister bit 15 ···	(DDR3) bit 14 D36 R/W (DDR4) (DDR5)	bit 13 D35 R/W	R/W bit 12 D34 R/W bit 7 D47	R/W bit 11 D33 R/W bit 6 D46	R/W bit 10 D32 R/W bit 5 D45	D24 R/W bit 9 D31 R/W bit 4 D44	R/W bit 8 D30 R/W bit 3 D43	R/W bit 7 bit 2 D42	R/W (DDR2 bit 1 D41	R/W bit 0 D40	Initial value 00000000 ⊧ Initial value

٦


Address	gister (bit 15	bit 14	bit 13	bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		· · · · bit 0	Initial value
000015н	D57	D56	D55	D54			D51	D50		(DDR4		00000000B
	R/W	R/W	R/W	R/W	R/W		R/W	R/W		(22.0	/	
 Port 6 direction re 	gister ((DDR6))									
Address I	bit 15 · · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000016н	((DDR7)		D67	D66	D65	D64	D63	D62	D61	D60	0000000B
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port 7 direction re 	aister ((DDR7))									
Address	-	• •		bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		· · · · bit 0	Initial value
000017 н	_	_	_	D74	D73	D72	D71	D70		(DDR6	5)	00000B
	<u> </u>	_	_	R/W	R/W	R/W	R/W	R/W			:	
Port 8 direction re	gister ((DDR8)	1									
Address I	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000018н		(DDR9)		D87	D86	D85	D84	D83	D82	D81	D80	00000000
	•••••	·····	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port 9 direction re Address 	-	• •		h:+ 10	h:+ 14	h:+ 10	hit O	h:+ 0	h:+ 7		hit O	Initial value
000019н	DII 15	bit 14 D96	bit 13 D95	bit 12 D94			bit 9 D91	bit 8 D90			···· bit 0	Initial value
	R/W	R/W	R/W		D93 R/W	_	R/W	D90 		(DDR8	9	0000000
Port A direction re				N/ W	IN/ V V	N/ W	17/11	IX/ VV				
Address t	-	•		hit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001Ан		(DDRB)		DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Initial value
	·····	()	L		-	DAU	DAT	DAJ	DAZ	DAT	DAU	00000000
				R/W	R////	R/W	R/W	R/W	R/W	R/W	R/W	
Port B direction re	aistor (١	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	•	•										
 Port B direction re Address ^B 00001B_H 	bit 15 · · ·			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Address ^k	bit 15 · · ·	•		bit 7 DB7	bit 6 DB6	bit 5 DB5	bit 4 DB4	bit 3 DB3	bit 2 DB2	bit 1 DB1	bit 0 DB0	
Address ^k 00001B⊦	bit 15	(DDRA)	· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
Address ^k 00001B⊦ • Port C direction re	egister ((DDRA)	· · bit 8	bit 7 DB7 R/W	bit 6 DB6 R/W	bit 5 DB5 R/W	bit 4 DB4 R/W	bit 3 DB3 R/W	bit 2 DB2 R/W	bit 1 DB1 R/W	bit 0 DB0 R/W	0000000в
Address ^b 00001B _H • Port C direction re Address b	bit 15 (egister (bit 15	(DDRA)	· · bit 8	bit 7 DB7 R/W	bit 6 DB6	bit 5 DB5	bit 4 DB4	bit 3 DB3 R/W bit 3	bit 2 DB2 R/W bit 2	bit 1 DB1 R/W bit 1	bit 0 DB0 R/W bit 0	00000000 ⊧ Initial value
Address ^k 00001B⊦ • Port C direction re	bit 15 (egister (bit 15	(DDRA)	· · bit 8	bit 7 DB7 R/W	bit 6 DB6 R/W	bit 5 DB5 R/W	bit 4 DB4 R/W	bit 3 DB3 R/W bit 3 DC3	bit 2 DB2 R/W bit 2 DC2	bit 1 DB1 R/W bit 1 DC1	bit 0 DB0 R/W bit 0 DC0	00000000 ⊧ Initial value
Address ^b 00001B _H • Port C direction re Address b 00001C _H	egister (bit 15	(DDRA) (DDRC (ODR4)	··· bit 8	bit 7 DB7 R/W	bit 6 DB6 R/W	bit 5 DB5 R/W	bit 4 DB4 R/W	bit 3 DB3 R/W bit 3	bit 2 DB2 R/W bit 2	bit 1 DB1 R/W bit 1	bit 0 DB0 R/W bit 0	00000000 ⊧ Initial value
Address to 00001BH Port C direction re Address to 00001CH	bit 15(egister (bit 15(egister	(DDRA) (DDRC (ODR4)	4)	bit 7 DB7 R/W bit 7 —	bit 6 DB6 R/W bit 6 —	bit 5 DB5 R/W bit 5 —	bit 4 DB4 R/W bit 4 —	bit 3 DB3 R/W bit 3 DC3 R/W	bit 2 DB2 R/W bit 2 DC2 R/W	bit 1 DB1 R/W bit 1 DC1 R/W	bit 0 DB0 R/W bit 0 DC0 R/W	00000000 ⊧ Initial value 00000000 ⊧
Address to 00001BH Port C direction re Address to 00001CH Port 4 output pin r Address to	bit 15(egister (bit 15(register bit 15	(DDRA) (DDRC (ODR4)	4)	bit 7 DB7 R/W bit 7 — bit 7	bit 6 DB6 R/W bit 6 — bit 6	bit 5 DB5 R/W bit 5 — bit 5	bit 4 DB4 R/W bit 4 bit 4	bit 3 DB3 R/W bit 3 DC3 R/W bit 3	bit 2 DB2 R/W bit 2 DC2 R/W bit 2	bit 1 DB1 R/W bit 1 DC1 R/W bit 1	bit 0 DB0 R/W bit 0 DC0 R/W bit 0	00000000 ₪ Initial value 00000000 ₪
Address to 00001BH Port C direction re Address to 00001CH	bit 15(egister (bit 15(register bit 15	(DDRA) (DDRC (ODR4)	4)	bit 7 R/W bit 7 — bit 7 OD47	bit 6 R/W bit 6 — bit 6 Dbit 6	bit 5 R/W bit 5 — bit 5 OD45	bit 4 R/W bit 4 bit 4 OD44	bit 3 R/W bit 3 DC3 R/W bit 3 OD43	bit 2 DB2 R/W bit 2 DC2 R/W bit 2 OD42	bit 1 DB1 R/W bit 1 DC1 R/W bit 1 OD41	bit 0 DB0 R/W bit 0 DC0 R/W bit 0 OD40	00000000 ₪ Initial value 00000000 ₪
Address ^b 00001BH Port C direction re Address b 00001CH Port 4 output pin r Address b 00001DH	bit 15(egister (bit 15(register bit 15((DDRA) (DDRC (ODR4)	••• bit 8 ••• bit 8 ••• bit 8 ••• bit 8 ••• bit 8	bit 7 R/W bit 7 — bit 7 OD47 R/W	bit 6 R/W bit 6 — bit 6 OD46 R/W	bit 5 DB5 R/W bit 5 — bit 5	bit 4 DB4 R/W bit 4 bit 4	bit 3 DB3 R/W bit 3 DC3 R/W bit 3	bit 2 DB2 R/W bit 2 DC2 R/W bit 2	bit 1 DB1 R/W bit 1 DC1 R/W bit 1	bit 0 DB0 R/W bit 0 DC0 R/W bit 0	00000000 ₪ Initial value 00000000 ₪
Address ^b 00001BH Port C direction re Address b 00001CH Port 4 output pin r Address b 00001DH	bit 15(egister (bit 15(register bit 15((DDRA) (DDRC (ODR4)	••• bit 8 ••• bit 8 ••• bit 8 ••• bit 8 ••• bit 8	bit 7 R/W bit 7 — bit 7 OD47 R/W	bit 6 R/W bit 6 — bit 6 OD46 R/W	bit 5 R/W bit 5 — bit 5 OD45	bit 4 R/W bit 4 bit 4 OD44	bit 3 R/W bit 3 DC3 R/W bit 3 OD43	bit 2 DB2 R/W bit 2 DC2 R/W bit 2 OD42	bit 1 DB1 R/W bit 1 DC1 R/W bit 1 OD41	bit 0 DB0 R/W bit 0 DC0 R/W bit 0 OD40	00000000 b Initial value 00000000 b Initial value
00001B⊦ • Port C direction re Address t 00001C⊦ • Port 4 output pin r Address t	bit 15 egister (bit 15 egister bit 15 p resist bit 15	(DDRA) (DDRC (ODR4) (DDRC) tor setu	bit 8 bit 8 bit 8 bit 8 bit 8	bit 7 R/W bit 7 bit 7 OD47 R/W ister (F bit 7	bit 6 R/W bit 6 — bit 6 OD46 R/W	bit 5 R/W bit 5 — bit 5 OD45	bit 4 R/W bit 4 bit 4 OD44	bit 3 R/W bit 3 DC3 R/W bit 3 OD43	bit 2 DB2 R/W bit 2 DC2 R/W bit 2 OD42	bit 1 DB1 R/W bit 1 DC1 R/W bit 1 OD41	bit 0 DB0 R/W bit 0 DC0 R/W bit 0 OD40	0000000 в Initial value 00000000 в

		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 ·		··· bit 0	Initial value
000	08Dн	RD17	RD16	RD1	5 RD14	4 RD13	3 RD12	2 RD11	RD10		(RDR0)	0000000
	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Port 6 input p	oull-up	resist	or setu	p reg	jister (I	RDR6)							
		it 15 · · ·		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000	08Eн	(D	isabled)		RD67	RD66	RD65	RD64	RD63	RD62	RD61	RD60	0000000B
	•				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Analog input		•	ster (AI	,		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000	01Eн	(D	isabled)	[ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111
	-				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
-	V:Read –:Rese X:Unde	rved	d writable	e									










2. Timebase Timer

The timebase timer is a 18-bit free run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹²/HCLK, 2¹⁴/HCLK, 2¹⁶/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration


Timebase tim	ier con	trol reg	jister (⊺	IBTC)						
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 · · · · · · bit 0	Initial value
0000А9н	RESV	-	-	TBIE	TBOF	TBR	TBC1	TBC0	(WDTC)	100100в
	_	_		R/W	R/W	W	R/W	R/W		
R/W:Rea W:Writ —:Unu RESV: Re	e only ised		le							




3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration





4. 8/16-bit PPG Timer

The 8/16-bit PPG timer is a 2-CH reload timer module for outputting pulse having given frequencies/duty ratios.

The two modules performs the following operation by combining functions.


- 8-bit PPG output 2-CH independent operation mode This is a mode for operating independent 2-CH 8-bit PPG timer, in which PPG0 and PPG1 pins correspond to outputs from PPG0 and PPG1 respectively.
- 16-bit PPG timer output operation mode In this mode, PPG0 and PPG1 are combined to be operated as a 1-CH 8/16-bit PPG timer operating as a 16bit timer. Because PPG0 and PPG1 outputs are reversed by an underflow from PPG1 outputting the same output pulses from PPG0 and PPG1 pins.
- 8 + 8-bit PPG timer output operation mode
 In this mode, PPG0 is operated as an 8-bit communications prescaler, in which an underflow output of PPG0
 is used as a clock source for PPG1. A toggle output of PPG0 and PPG output of PPG1 are output from PPG0
 and PPG1 respectively.
- PPG output operation


A pulse wave with any period/duty ratio is output. The module can also be used as a D/A converter with an external add-on circuit.


 PPG0 operating 	mode c	ontrol r	egiste	er ch.0	(PPG	CO)						
Address	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000044⊦	(PPGC1)		PEN0	_	PE00	PIE0	PUF0	_	_	RESV	0X000XX1 B
	·			R/W		R/W	R/W	R/W				
 PPG1 operating 	mode c	ontrol r	egiste	er ch.1	(PPG	C1)						
Address	bit 15	bit 14	bit 13	3 bit 12	2 bit 1	bit 10) bit 9	bit 8	bit 7		· · · · bit 0	Initial value
000045	PEN1	_	PEIO) PIE1	I PUF	1 MD1	MD0	RES	V	(PPGC	0)	0X000001 B
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	/		'	
 PPG0, 1 output c 	control r	egister	ch.0,	ch.1(F	PPGOE	Ξ)						
	bit 15 · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000046⊦]) ([Disabled)	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	-	—	000000XX B
	•••••••			R/W	R/W	R/W	R/W	R/W	R/W			
 PPG0 reload reg Address 	jister H	•	PRLH bit 13	,	2 bit 1 ⁻	bit 10) bit 9	bit 8	bit 7		bit 0	Initial value
000041		DIL 14								(PRLI	••••bit 0	
	R/W	R/W	R/W	/ R/W	/ R/V	/ R/M	/ R/W	/ R/V	<u></u>			~~~~~
 PPG1 reload reg 					V I\/V	V I\/V	V I\/V\	/ 10/1	v			
-								L.'. C	L'17		L.1. O	
000043	s bit 15	DIT 14	bit 13	3 bit 12	2 bit 1 ⁻	bit 1() bit 9			(PRLL1	•••• bit 0	Initial value
	R/W	R/W	R/W	 R/W	 R/W	 R/W	 R/W	 R/W			''	XXXXXXXXB
 PPG0 reload reg 					N/ VV	17/10	17/10	N/ VV				
Addres	s bit 15		· · · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000040		PRLH0)										XXXXXXXX
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 PPG1 reload reg 	ister L o	ch.1 (P	RLL1									
	s bit 15 · ·		· · · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000042		PRLH1)										XXXXXXXX в
	·····			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W:Readable	a and writ	ahla										
-:Reserve	d											
X:Undefine RESV: Reserve												
NEGV. NESEIV												

(2) Block Diagram

• Block diagram of 8/16-bit PPG timer (ch.0)








5. 16-bit I/O timer

The 16-bit I/O timer module consists of one 16-bit free run timer, two input capture circuits, and four output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free run timer. Input pulse width and external clock periods can, therefore, be measured.

• Block Diagram



(1) 16-bit free run Timer


The 16-bit free run timer consists of a 16-bit up counter, a control register, and a communications prescaler register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU) and output compare (OCU).

- A counter operation clock can be selected from four internal clocks ($\phi/4$, $\phi/16$, $\phi/32$ and $\phi/64$).
- An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0. (Compare match requires mode setup.)
- The counter value can be initialized to "0000H" by a reset, software clear or compare match with OCU compare register 0.

• Register Configuration

 free run tin 	ner data	a register (TCDT)									
000	dress 0056н 0057н	bit 15bit 14bit 13bit 12b T15 T14 T13 T12 R/W R/W R/W R/W	T11 T1	0 T9	T8 T	7 T6	T5 T	4 T3	T2 T	1 T0	Initial value 00000000₀
• free run tim	ner con	trol status register (TCCS)							
Add	dress	bit 15·····bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000	0058н	(Disabled)	RESV	IVF	IVFE	STOP	MODE	CLR	CLK1	CLK0	0000000в
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W: Rea	adable ar	nd writable									
RESV: R	eserved	bit									

• Block Diagram



(2) Input Capture (ICU)


The input capture (ICU) generates an interrupt request to the CPU simultaneously with a storing operation of current counter value of the 16-bit free run timer to the ICU data register (IPCP) upon an input of a trigger edge to the external pin.

There are four sets (four channels) of the input capture external pins and ICU data registers, enabling measurements of maximum of four events.

- The input capture has two sets of external input pins (IN0, IN1) and ICU registers (IPCP), enabling measurements of maximum of four events.
- A trigger edge direction can be selected from rising/falling/both edges.
- The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 16-bit free run timer to the ICU data register (IPCP).
- The input compare conforms to the extended intelligent I/O service (EI²OS).
- The input capture (ICU) function is suited for measurements of intervals (frequencies) and pulse widths.

	ata register	r ch.0, c 	h.1 (IP bit 14	CP0, bit 13		,	bit 10	bit 9	bit 8	bit 7 · ·		···bit 0	Initial value
IPCP0(high): IPCP1(high):		CP15	CP14	CP13	CP12	2 CP11	CP10	CP09	CP08	(IPCF	0 low, IP	CP1 low)	XXXXXXXXB
		R	R	R	R	R	R	R	R				
	Address	bit 15 · · ·		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
IPCP0(low): IPCP1(low):	000050н 000052н	(IPCP0 hi	gh, IPCP	1 high)	CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00	XXXXXXXXB
					R	R	R	R	R	R	R	R	
	nis register ho detected. (ontrol statu	You can v	vord-acc	ess thi						oonding	externa	l pin input	waveform is
	Address	bit 15 · · ·		· bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	000054н	(D	isabled)		ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00	0000000в
					R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W:Reada R:Read o X:Undefi	only	ritable										

• Block Diagram



(3) Output Compare (OCU)


The output compare (OCU) is two sets of compare units consisting of four-channel OCU compare registers, a comparator and a control register.

An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 16-bit free run timer.

The OUT pin can be used as a waveform output pin for reversing output upon a match detection or a generalpurpose output port for directly outputting the setting value of the CMOD bit.

OCU control status	s register ch.1, ch.	3 (OCS ⁻	1, OCS	63)						
Address	bit 15 bit 14 bit 1	3 bit 12	2 bit 11	1 bit 10) bit 9	bit 8	bit 7.		· · · bit 0	Initial value
000063н 000065н		СМО	O OTE1		OTD1	OTD) (O	CS0, OC	CS2)	00000в
		R/W			R/W	R/W				
 OCU control status 	s register ch.0, ch.	2 (OCS)	D, OCS	52)						
Address	bit 15·····bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000062н 000064н	(OCS1, OCS3)	ICP1	ICP0	ICE1	ICE0	_	_	CST1	CST0	000000в
	·	R/W	R/W	R/W	R/W		_	R/W	R/W	
 OCU compare reg 	ister ch.0 to ch.3 (OCCP0	to OC	CP3)						
	Address bit 1	5 bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8		Initial value
OCCP0 (high order add OCCP1 (high order add	′ I C1	5 C14	C13	C12	C11	C10	C09	C08		XXXXXXXXB
OCCP2 (high order add OCCP3 (high order add	dress): 00005FH R/V	V R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
OCCP0 (low order add OCCP1 (low order add	,	C07	C06	C05	C04	C03	C02	C01	C00	XXXXXXXXB
OCCP2 (low order add OCCP2 (low order add OCCP3 (low order add	lress): 00005Ен	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W:Reada —:Reser X:Undef										

• Block diagram




6. 8/16-bit up/down counter/timer

The 8/16-bit up/down counter/timer consists of six event input pins, two 8-bit up/down counters, two 8-bit reload compare registers, and their controllers.

 Up/down count r Address 	egister			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000070H	·····	JDCR1)		D07	D06	D05	D04	D03	D02	D01	D00	00000000в
0000701			L	R	R	R	R	R	R	R	R	00000000
 Up/down count r 	eaister	1 (UD(CR1)	IX.	IX.	IX.	IX.	IX.	IX.	IX.	i c	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000071н	D17	D16	D15	D14	D13	D12	D11	D10		(UDCR	0)	0000000 в
	R	R	R	R	R	R	R	R				
Reload compare				L 1 7	L'1 0	1. '. F	L. 11. A	L'LO	L'1 O	L.1. A	h.'t 0	
Address	bit 15 · · ·				bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000072н		RCR1)		D07	D06	D05	D04	D03	D02	D01	D00	0000000в
. Dalaad samaan				W	W	W	W	W	W	W	W	
 Reload compare Address 	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7.		· · · · bit 0	Initial value
000073н	D17	D16	D15	D14	D13	D12		D10		(RCR0		00000000в
	W	W	W	W	W	W	w	W			íi	00000000
 Counter status re 	• •				•••			••				
Address	bit 15 · · ·				bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000074н 000078н	(Rese	erved are		CSTR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	00000000в
				R/W	R/W	R/W	R/W	R/W	R/W	R	R	
Counter control r Address	egister				L1) bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000076н	:	H0, CCR	· · · · · · · · · · · · · · · ·						CGSC	CGE1	CGE0	
00007Ан		10, CCK)	_				UDCC				- 0000000 в
 Counter control r 	eaister	0 (CC	RH0)	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		· · · · bit 0	Initial value
000077н	M16E	CDCF	CFIE	CLKS	CMS1	CMS	CES1	CESC)	(CCRL	0)	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			'	
 Counter control r 	•	•	,									
Address	bit 15	bit 14	bit 13		bit 11	bit 10					· · · · bit 0	Initial value
00007Вн	—	CDCF	CFIE	CLKS	CMS1	CMS	CES1	CESC	<u>)</u>	(CCRL	1)	- 0000000 в
	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
R/W:Readab R:Read of W:Write of —:Undefin	nly nly	ritable										


(2) Block Diagram

• Block diagram of 8/16-bit up/down counter/timer 0



MB90570A/570C Series

• Block diagram of 8/16-bit up/down counter/timer 1




7. Extended I/O serial interface

The extended I/O serial interface transfers data using a clock synchronization system having an 8-bit x 1 channel configuration.

For data transfer, you can select LSB first/MSB first.

Serial mode cont Address	trol upp bit 15	er stat bit 14		gister 0 3 bit 12					,		· · · · bit 0	Initial value
SMCSH0: 000049н SMCSH1: 00004Dн	SMD2	SMD1	SMD	_	SIR			-		(SMCS	L)	0000010в
SMCSH2: 00007D⊦ • Serial mode cont	R/W	R/W er statı	R/W Is rec	R/W ster 0	R/W to 2 (\$		R/W _0 to S_)			
Address	bit 15 · · ·				bit 6	bit 5	bit 4	bit 3	, bit 2	bit 1	bit 0	Initial value
SMCSL0: 000048н SMCSL1: 00004Сн	(S	SMCSH)		_	—	_		MODE	BDS	SOE	SCOE	0000в
SMCSL2: 00007CH					_			R/W	R/W	R/W	R/W	
	ter 0 to bit 15 · · ·				bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
SDR0: 00004Ан SDR1: 00004Ен	(D	isabled)		D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX в
SDR2: 00007EH	••••••			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
R/W:Readable and R:Read only —:Reserved X:Undefined	writable											




8. I²C Interface

The I²C interface is a serial I/O port supporting Inter IC BUS operating as master/slave devices on I²C bus.

The MB90570A/570C series contains one channel of an I²C interface, having the following features.

- Master/slave transmission/reception
- Arbitration function
- Clock synchronization function
- Slave address/general call address detection function
- Transmission direction detection function
- Repeated generation function start condition and detection function
- Bus error detection function

I ² C bus cont	rol regi		IBCR)		BB	RSC					bit 1		
	rol regi						AL	LRB	TRX	AAS	GCA	FBT	0000000в
	rol regi	otor (IP			R	R	R	R	R	R	R	R	
Ac			CR)										
	ldress	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 ·		· · · bit 0	Initial value
00	0069 н	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT		(IBSR)		0000000в
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	_			
I ² C bus cloc	k contro	ol regis	ter (IC	CR)									
Ac	ldress bi	it 15 · · ·		• •bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00	006Ан	(I)	ADR)		_	_	EN	CS4	CS3	CS2	CS1	CS0	OXXXXX _B
							R/W	R/W	R/W	R/W	R/W	R/W	
 I²C bus addr 	ress reg	jister (I	ADR)										
Ac	dress	bit 15	bit 14	bit 13	bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7 ·		· · · bit 0	Initial value
00	006Bн	_	A6	A5	A4	A3	A2	A1	A0	_	(ICCR)		-XXXXXXXB
	ľ	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W			,	
 I²C bus data 	a registe	er (IDA	R)										
Ac	ddress b	it 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	006CH	(D	isabled))	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
00						R/W	R/W	R/W	R/W	R/W	R/W		



9. UARTO (SCI), UART1 (SCI)

UART0 (SCI) and UART1 (SCI) are general-purpose serial data communication interfaces for performing synchronous or asynchronous communication (start-stop synchronization system).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

• Baud rate: Embedded dedicated baud rate generator

External clock input possible

Internal clock (a clock supplied from 8-bit PPG timer ch1 or 16-bit PPG timer can be used.)

Asynchronization 9615 bps/31250 bps/4808 bps/2404 bps/1202 bps CLK synchronization 1 Mbps/500 kbps/250 kbps/125 kbps/62.5 kbps 12 MHz and 40 MHz

- Data length: 7 bit to 9 bit selective (without a parity bit) 6 bit to 8 bit selective (with a parity bit)
- Signal format: NRZ (Non Return to Zero) system
- Reception error detection:Framing error

Overrun error

Parity error (multi-processor mode is supported, enabling setup of any baud rate by an external clock.)


• Interrupt request: Receive interrupt (receive complete, receive error detection)

Transmit interrupt (transmission complete)


Transmit/receive conforms to extended intelligent I/O service (EI²OS)

 Serial control regist 	ter 0,1 (SCR0, S	CR1)								
Address	bit 15 bit 14 b	it 13 bit 12	2 bit 11	bit 10) bit 9	bit 8	bit 7.		· · · ·bit 0	Initial value
000021н 000025н	PEN P	SBL CL	A/D	REC	RXE	TXE	(S	MR0, SM	/IR1)	00000100 ^B
000023H	R/W R/W	R/W R/W	R/W	W	R/W	R/W				
 Serial mode register 	er 0, 1 (SMR0, SM	/IR1)								
Address	bit 15·····k	it 8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000020н 000024н	(SCR0, SCR1)	MD1	MD0	CS2	CS1	CS0	RESV	SCKE	SOE	00000000B
 Serial status registered 	er 0,1 (SSR0, SS	R/W R1)	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address		it 13 bit 12	2 bit 11	bit 10) bit 9	bit 8	bit 7⊷		· · · ·bit 0	Le Mellove Los
000023н	PE ORE	RE RDR	F TRDE	- 1	RIE	TIE	(SIDR0,	SIDR1/SOD	R0,SODR1)	Initial value 00001 - 00 в
000027н		R R	R			 R/W				
 Serial input data re 	gister 0,1 (SIDR0	, SIDR1)								
Address	bit 15k	it 8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	la tial value
000022н 000026н	(SSR0, SSR1)	D7	D6	D5	D4	D3	D2	D1	D0	Initial value XXXXXXX8
000020H	i	L R	R	R	R	R	R	R	R	
 Serial output data r 	egister 0,1 (SOD	R0, SODI	R1)							
Address	bit 15k	it 8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000022н 000026н	(SSR0, SSR1)	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
00002011	·	W	W	W	W	W	W	W	W	
 Communications pressure 		•	•		,					
Address 000028н	bit 15·····k	hit 8 bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000028н 00002Ан	(Disabled)	MD	—	—	—	DIV3	DIV2	DIV1	DIV0	01111в
		R/W	—	—	—	R/W	R/W	R/W	R/W	
R/W :Reada R :Read o W :Write o — :Reser X :Undefi RESV: Reser	onlý ved ned									





• UART1 (SCI)



10. DTP/External Interrupt Circuit

DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the F²MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for transmission to the F²MC-16LX CPU. DTP is used to activate the intelligent I/O service or interrupt processing. As request levels for IRQ2 to IRQ7, two types of "H" and "L" can be selected for the intelligent I/O service. Rising and falling edges as well as "H" and "L" can be selected for an external interrupt request. For IRQ0 and IRQ1, a request by a level cannot be entered, but both edges can be entered.


* : The external peripheral circuit is connected outside the MB90570A/570C series device.

Note : IRQ0 and IRQ1 cannot be used for the intelligent I/O service and return from an interrupt.

DTP/interrupt factor	registe	er (EIR	R)									
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000031н	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	7	(ENIR)	XXXXXXXXX B
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			'	
DTP/interrupt enabl	e regis	ter (EN	IIR)									
Address I	oit 15 · · ·		• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000030н	(EIRR)		EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	00000000B
	`		b	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Request level settin 	g regis	ter (EL	VR)									
Address I			• • bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Low order address 000032H	(EL\	/R uppe	r)	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	00000000B
	•			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
High order address 000033H	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	(ELVR Io	wer)	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
R/W:Readable X:Undefine		table										

MB90570A/570C Series

(2) Block Diagram



FUĴITSU

11. Delayed Interrupt Generation Module


The delayed interrupt generation module generates interrupts for switching tasks for development on a real-time operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (EI²OS).

(1) Register Configuration

Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 bit 0	
00009Fн	_	_	_	_	_	_	_	R0	(PACSR)	Initial value 0 ⊧
	_							R/W		
Note: L	lpon a re	set, an i	nterrupt	is cance	eled.					
R/W:Re	eadable a	and writa	able							
—:Re	eserved									

The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this register with "1" generates a delay interrupt request. Programming this register with "0" cancels a delay interrupt request. Upon a reset, an interrupt is canceled. The reserved bit area can be programmed with either "0" or "1". For future extension, however, it is recommended that bit set and clear instructions be used to access this register.



MB90570A/570C Series

12. 8/10-bit A/D Converter


The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.

- Minimum conversion time: 26.3 μ s (at machine clock of 16 MHz, including sampling time)
- Minimum sampling time: $4 \,\mu\text{s}/256 \,\mu\text{s}$ (at machine clock of 16 MHz)
- Compare time: 176/352 machine cycles per channel (176 machine cycles are used for a machine clock below 8 MHz.)
- Conversion method: RC successive approximation method with a sample and hold circuit.
- 8-bit or 10-bit resolution
- Analog input pins: Selectable from eight channels by software Single conversion mode: Selects and converts one channel.
 Scan conversion mode:Converts two or more successive channels. Up to eight channels can be programmed. Continuous conversion mode: Repeatedly converts specified channels.
 Stop conversion mode:Stops conversion after completing a conversion for one channel and wait for the next activation (conversion can be started synchronously.)
- Interrupt requests can be generated and the extended intelligent I/O service (EI²OS) can be started after the end of A/D conversion. Furthermore, A/D conversion result data can be transferred to the memory, enabling efficient continuous processing.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selected from software activation, and external trigger (falling edge).

(1) Register Configuration

Address 000037		bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000037	BUSY	INT	INTE	PAUS	STS1	STSC	STR	r RESV	/	(ADCS	1)	0000000в
	R/W	R/W	R/W	R/W	R/W	R/W	W	R/W				
A/D control s	tatus reg	gister lo	wer d	igits (A	DCS1))						
	bit 15 · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000036+	(ADCS2)		MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	00000000в
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
A/D data regi Address 000039	bit 15	bit 14	bit 13	bit 12				-	bit 7		···· bit 0	Initial value
000039	DSEL	ST1	ST0	CT1	ХСТО) —	D9	D8		(ADCR	1)	00001-ХХв
	W	W	W	W	W	_	_	—				
A/D data regi	ster low	er digits	s (AD	CR1)								
	bit 15 · ·		· · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000038	(ADCR2)		D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB
				R	R	R	R	R	R	R	R	
R/W :Read R :Read W :Write — :Rese	only only	writable										


MB90570A/570C Series



13. 8-bit D/A Converter

The 8-bit D/A converter, which is based on the R-2R system, supports 8-bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.


• D/A c	converter o	data registe	er ch.0 (DADRO))							
		bit 15 · · · · ·	····bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00003Ан	(DADF	R1)	DA07	DA06	DA05	DA04	DA03	DA02	DA01	DA00	XXXXXXXXB
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
D/A converter data register ch.1 (DADR1)												
	Address 00003B⊦	bit 15 bit 1	,			bit 10	bit 9	bit 8	bit 7 ·		··· bit 0	
		DA17 DA	16 DA1	5 DA14	DA13	DA12	2 DA11			(DADR		Initial value XXXXXXX8
		R/W R/	W R/W	R/W	R/W	R/W	R/W	R/W	/			
• D/A control register 0 (DACR0)												
		bit 15 · · · · ·	····bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
	00003Сн	(DACF	R1)	—	—	—	—	—	—	_	DAE0	Ов
						_		_	_		R/W	
D/A control register 1 (DACR1)												
	Address 00003D _H	bit 15 bit 1	4 bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7 ·		··· bit 0	Initial value
			- _	_	_	_	_	DAE		(DACR		Ов
								R/W				
R/W:Readable and writable												
—:Reserved												
	X:Ur	defined										




14. Watch Timer

The watch timer control register (WTC) controls operation of the watch timer, and time for an interval interrupt.

(1) Register Configuration






15. Chip Select Output

This module generates a chip select signal for facilitating a memory and I/O unit, and is provided with eight chip select output pins. When access to an address is detected with a hardware-set area set for each pin register, a select signal is output from the pin.

 Chip selection control register 1, 3, 5, 7 (CSCR1, CSCR3, CSCR5, CSCR7) 													
Address CSCR1: 000081⊬	bit 15	bit 14	bit 13	bit 12	bit 11	bit 1	0 bit 9	bit 8	3 bit 7		···· bit 0	Initial value	
CSCR3: 000083н CSCR5: 000085н		—	_	_	ACTI	- OPE	L CSA	1 CSA	0 (CSCR0	, CSCR2, CS	CR4, CSCR6)		
CSCR7: 000087H	—	—	—		R/W	R/W	/ R/W	/ R/W	/				
 Chip selection control register 0, 2, 4, 6 (CSCR0, CSCR2, CSCR4, CSCR6) 													
Address b	oit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	
CSCR0: 000080н CSCR2: 000082н CSCR4: 000084н	(CSCR1, CS	CR3, CSCR5,	CSCR7)	_	—	—	_	ACTL	OPEL	CSA1	CSA0	0000в	
CSCR6: 000086H			_	_	—	_	—	R/W	R/W	R/W	R/W		
R/W:F —:Re													

MB90570A/570C Series



(3) Decode Address Spaces

Pin			Decede encos	Number of	Demorko					
name	1	0	Decode space	area bytes	Remarks					
	0	0	F00000н to FFFFFFн	1 Mbyte						
CS0	0	1	F80000н to FFFFFFн	512 kbyte	Becomes active when the program ROM					
030	1	0	FE0000H to FFFFFH	128 kbyte	area or the program vector is fetched.					
-	1	1	—	Disabled						
	0	0	E00000н to EFFFFFн	1 Mbyte						
CS1	0	1	F00000н to F7FFFFн	512 kbyte	Adapted to the data ROM and RAM are and external circuit connection applica-					
031	1	0	FC0000H to FDFFFFH	128 kbyte	tions.					
	1	1	68FF80н to 68FFFFн	128 byte						
	CS2 $ $		003000н to 003FFFн	4 kbyte						
000			FA0000H to FBFFFFH	128 kbyte	Adapted to the data ROM and RAM areas,					
0.52			68FF80н to 68FFFFн	128 byte	 and external circuit connection applica- tions. 					
	1	1	68FF00н to 68FF7Fн	128 byte						
	0	0	F80000н to F9FFFFн	128 kbyte						
<u></u>	0	1	68FF00н to 68FF7Fн	128 byte	Adapted to the data ROM and RAM areas, — and external circuit connection applica-					
633	1	0	68FE80н to 68FEFFн	128 byte	tions.					
	CS3		—	Disabled						
	0	0	002800н to 002FFFн	2 kbyte						
CS4	0	1	68FE80н to 68FEFFн	128 byte	Adapted to the data ROM and RAM areas,					
034	1	0	—	Disabled	 and external circuit connection applica- tions. 					
	1	1	—	Disabled						
	0	0	68FF80н to 68FFFFн	128 byte						
CS5	0	1	—	Disabled	Adapted to the data ROM and RAM areas, — and external circuit connection applica-					
035	1	0	—	Disabled	tions.					
	1	1	—	Disabled						
	0	0	68FF00н to 68FF7Fн	128 byte						
C 96	0 CS6	1	—	Disabled	Adapted to the data ROM and RAM areas,					
030	1	0	—	Disabled	 and external circuit connection applica- tions. 					
	1	1	_	Disabled						
CS7	_	_	_	Disabled	Disabled					

16. Communications Prescaler Register

This register controls machine clock division.

Output from the communications prescaler register is used for UART0 (SCI), UART1 (SCI), and extended I/O serial interface.

The communications prescaler register is so designed that a constant baud rate may be acquired for various machine clocks.

(1) Register Configuration

 Communication 	ns prescaler control	registe	er 0,1 (CDCR	0, CD0	CR1)				
Address	bit 15 · · · · · · bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000028н 00002Ан	(Disabled)	MD	_	_	_	DIV3	DIV2	DIV1	DIV0	0 1111в
		R/W	_	_	_	R/W	R/W	R/W	R/W	
	Readable and writable: Reserved									

17. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register Configuration

 Program address detection registe 	r 0 to 2	(PADF	R0)						
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Low order address): 001FF0 _H									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Middle order address): $001FF1_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (High order address): 001FF2 _H									XXXXXXXXB
Drogrom address detection regists	R/W		R/W	R/W	R/W	R/W	R/W	R/W	
 Program address detection registe Address 	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (Low order address): 001FF3 _H									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (Middle order address): $001FF4_H$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (High order address): $001FF5_{H}$									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Program address detection control Address 	status bit 7	bit 6	er (PAC bit 5	SR) bit 4	bit 3	bit 2	bit 1	bit 0	
00009EH	RESV	RESV	RESV	RESV	AD1E	RESV	ADOE	RESV	Initial value 00000000 в
00003LH	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	00000000
R/W :Readable and writable X :Undefined RESV:Reserved bit									


(2) Block Diagram



18. ROM Mirroring Function Selection Module


The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register Configuration



Note : Do not access this register during operation at addresses 004000H to 00FFFFH.

(2) Block Diagram



19. Low-power Consumption (Standby) Mode

The F²MC-16LX has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation clock (HCLK).

Main clock mode: A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the oscil lation clock (HCLK).

The PLL multiplication circuits stops in the main clock mode.

• CPU intermittent operation mode

The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high-speed.


• Hardware standby mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes, modes other than the PLL clock mode are power consumption modes.

(1) Register Configuration

Clock select reg	ister (C	KSCR)									
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7		· · · · bit 0	
0000A1н	SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0		(LPMCI	R)	Initial value 11111100 в
	R	R	R/W	R/W	R/W	R/W	R/W	R/W				
 Low-power cons 	umptic	on mod	e cor	trol reg	ister (L		२)					
Address b	oit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
0000А0н	(C	KSCR)		STP	SLP	SPL	RST	TMD	CG1	CG0	SSR	00011000в
			-	W	W	R/W	W	R/W	W	R/W	R/W	
W W R/W W R/W W R/W R/W R/W R/W:Readable and writable R:Read only W:Write only												

(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Perometer	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss-0.3	Vss + 6.0	V	
	AVcc	Vss-0.3	Vss + 6.0	V	*1
Power supply voltage	AVRH, AVRL	Vss-0.3	Vss + 6.0	V	*1
	DVRH	Vss-0.3	Vss + 6.0	V	*1
Input voltage	Vi	Vss-0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss-0.3	Vss + 6.0	V	*2
"L" level maximum output current	lol		15	mA	*3
"L" level average output current	OLAV		4	mA	*4
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	ΣΙοιαν		50	mA	*5
"H" level maximum output current	Іон		-15	mA	*3
"H" level average output current	Іонач		-4	mA	*4
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current	ΣΙοήαν		-50	mA	*5
			300	mW	MB90573, MB90V570A
Power consumption	PD		500	mW	MB90574C
			800	mW	MB90F574A
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1 : Care must be taken that AVcc, AVRH, AVRL, and DVRH do not exceed Vcc. Also, care must be taken that AVRH and AVRL do not exceed AVcc, and AVRL does not exceed AVRH.

*2 : V1 and Vo shall never exceed Vcc + 0.3 V.

*3 : The maximum output current is a peak value for a corresponding pin.

*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

Note : Average output current = operating \times operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Devenueter	Symbol	Va	lue	Unit	Remarks			
Parameter	Symbol	Min	Max	Unit	i cilial KS			
	Vcc	3.0	5.5	V	Normal operation (MB90574C)			
Power supply voltage	Vcc	4.5	5.5	V	Normal operation (MB90F574A)			
i onoi ouppiy tonago	Vcc	3.0	5.5	V	Retains status at the time of operation stop			
Smoothing capacitor	Cs	0.1	1.0	μF	*			
Operating temperature	TA	-40	+85	°C				

2. Recommended Operating Conditions


(AVss = Vss = 0.0 V)

* : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

			(AVcc = Vcc = 5.0		Value			
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"H" level input voltage	Vihs	CMOS hysteresis input pin		0.8 Vcc	_	Vcc + 0.3	V	
0	Vінм	MD pin input	Vcc = 3.0 V to 5.5 V (MB90573/574C)	Vcc - 0.3		Vcc + 0.3	V	
"L" level input voltage	Vils	CMOS hysteresis input pin	Vcc = 4.5 V to 5.5 V (MB90F574A)	Vss - 0.3	_	0.2 Vcc	V	
-	VILM	MD pin input		Vss - 0.3		Vss + 0.3	V	
"H" level output voltage	Vон	Other than PA6 and PA7	Vcc = 4.5 V Іон = -2.0 mA	Vcc-0.5	_	_	V	
"L" level output voltage	Vol	All output pins	Vcc = 4.5 V loL = 2.0 mA	_	_	0.4	V	
Open-drain output leakage current	lleak	PA6, PA7		_	0.1	5	μΑ	
Input leakage current	lı∟	Other than PA6 and PA7	Vcc = 5.5 V Vss < Vi < Vcc	-5	_	5	μA	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P60 to P67, RST, MD0, MD1		15	30	100	kΩ	
Pull-down resistance	RDOWN	MD0 to MD2	_	15	30	100	kΩ	
	Icc	Vcc	Internal operation		30	40	mA	MB90573
	Icc	Vcc	at 16 MHz Vcc at 5.0 V		85	130	mA	MB90F574A
	Icc	Vcc	Normal operation		50	80	mA	MB90574C
	Icc	Vcc	Internal operation	—	35	45	mA	MB90573
Power supply	Icc	Vcc	at 16 MHz Vcc at 5.0 V		90	140	mA	MB90F574A
current	Icc	Vcc	A/D converter operation	_	55	85	mA	MB90574C
	Icc	Vcc	Internal operation	_	40	50	mA	MB90573
	Icc	Vcc	at 16 MHz Vcc at 5.0 V		95	145	mA	MB90F574A
	Icc	Vcc	D/A converter operation	_	65	85	mA	MB90574C

(Continued)

(Continued)

	1	T	(AVcc = Vcc = 5.0	$V \pm 10\%$,	AVss = Vs	s = 0.0 V,	Ta = -4	40°C to +85°C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farameter	Symbol		Condition	Min	Тур	Max	Unit	Nelliarks
	lcc	Vcc	When data written in flash mode programming of erasing		95	140	mA	MB90F574A
	Iccs	Vcc	Internal operation		7	12	mA	MB90573
	Iccs	Vcc	at 16 MHz Vcc = 5.0 V	_	25	30	mA	MB90F574A
	Iccs	Vcc	In sleep mode	_	15	20	mA	MB90574C
	Icc∟	Vcc	Internal operation	_	0.1	1.0	mA	MB90573
	Icc∟	Vcc	at 8 kHz Vcc = 5.0 V		4	7	mA	MB90F574A
Power supply	lcc∟	Vcc	$T_A = +25^{\circ}C$ Subsystem operation	_	0.03	1	mA	MB90574C
current	Iccls	Vcc	Internal operation	_	30	50	μΑ	MB90573
	Iccls	Vcc	at 8 kHz Vcc = 5.0 V	_	0.1	1	mA	MB90F574A
	Iccls	Vcc	$T_A = +25^{\circ}C$ In subsleep mode	_	10	50	μA	MB90574C
	Ісст	Vcc	Internal operation	_	15	30	μΑ	MB90573
	Ісст	Vcc	at 8 kHz Vcc = 5.0 V	_	30	50	μA	MB90F574A
	Ісст	Vcc	$T_A = +25^{\circ}C$ In clock mode	_	1.0	30	μA	MB90574C
	Іссн	Vcc	T _A = +25°C	_	5	20	μA	MB90573
	Іссн	Vcc	In stop mode	—	0.1	10	μA	MB90F574A MB90574C
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	_		10	80	pF	


4. AC Characteristics


(1) Reset, Hardware Standby Input Timing

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85$												
Deremeter	Symbol	Pin	Condition	Value			Remarks					
Parameter	Symbol	name	Condition	Min	Max	Unit	Remarks					
Reset input time	t RSTL	RST		4 tcp	—	ns	Under normal operation					
Reset input time	IRSIL		—	Oscillation time of oscillator * + 4 tcp	_	ms	In stop mode					
Hardware standby input time	t ∺st∟	HST		4 tcp		ns						

 * : Oscillation time of oscillator is time that the amplitude reached the 90 %. In the crystal oscillator, the oscillation time is between several ms to tens ms. In ceramic oscillator, the oscillation time is between hundreds of μs to several ms. In the external clock, the oscillation time is 0 ms.

Note : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."





(2) Specification for Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ Value Condi-Pin name Unit Parameter Symbol Remarks tion Min Max Vcc * Power supply rising time 0.05 30 tĸ ms Due to repeated Power supply cut-off time Vcc 4 ms toff ____ operations

* : Vcc must be kept lower than 0.2 V before power-on.

Note : • The above ratings are values for causing a power-on reset.

• There are internal registers which can be initialized only by a power-on reset.


Apply power according to this rating to ensure initialization of the registers.

0.2 V 0.2 V 0.2 V
the power supply voltage may cause a power-on reset. er supply voltage while the device is in operation, it is recommended to raise the voltage ss fluctuations as shown below.
e the supply voltage with the PLL clock not used. If the voltage drop is 1 V/s or fewer per sec- can use the PLL clock.
Ę


(3) Clock Timings


		(AVcc = \	/cc = 5.0 V	±10%, /	AVss = Vs	ss = 0.0	V, TA =	= -40°C to +85°C)
Parameter	Symbol	Pin name	Condi-		Value		Unit	Remarks
Falameter	Symbol	i in name	tion	Min	Тур	Max	Onit	Nema K3
Clock frequency	Fc	X0, X1		3	—	16	MHz	
	Fc∟	X0A, X1A			32.768		kHz	
Clock cycle time	t HCYL	X0, X1		62.5		333	ns	
	t LCYL	X0A, X1A			30.5		μs	
Input clock pulse width	Рwн, Pw∟	Х0		10	_	_	ns	Recommend duty ratio of 30% to 70%
	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rising/falling time	tск, tcғ	X0, X0A	_	_		5	ns	External clock operation
Internal operating clock fre-	fср	_		1.5	_	16	MHz	Main clock op- eration
quency	flcp			_	8.192	_	kHz	Subclock oper- ation
Internal operating clock cycle	tср	_		62.5	_	333	ns	External clock operation
time	t LCP	_		_	122.1	_	μs	Subclock oper- ation
Frequency fluctuation rate locked	Δf	_			<u> </u>	5	%	*

*: The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.




The PLL frequency deviation changes periodically from the preset frequency "(about CLK × (1CYC to 50 CYC)", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).






The AC ratings are measured for the following measurement reference voltages.



(4) Clock Output Timing


	-	(AVcc =	= Vcc = 5.0 V ±1	0%, AVss = Vs	s = 0.0 V, T _A =	=40°(C to +85°C)
Paramotor	Symbol	Pin name	Condition	Va	Unit	Remarks	
Parameter	Symbol	Fininame	Condition	Min	Max	Unit	itemai ka
Cycle time	tcyc	CLK		62.5	—	ns	
$CLK \uparrow \to CLK \downarrow$	t CHCL	CLK		20	_	ns	



(5) Bus Read Timing

(5) Bus Read Tilling		(AVcc :	= Vcc = 5.0 V ±10	%, AVss = Vss	s = 0.0 V, TA =	= -40°0	C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	Fin name	Condition	Min	Max	Unit	Rellial KS
ALE pulse width	t lhll	ALE		1 tcp*/2-20		ns	
Effective address \rightarrow ALE \downarrow time	t avll	ALE, A23 to A16, AD15 to AD00		1 tcp*/2 – 20		ns	
ALE $\downarrow \rightarrow$ address effective time	tLLAX	ALE, AD15 to AD00		1 tcp*/2 – 15	_	ns	
$ \begin{array}{c} \text{Effective address} \rightarrow \\ \overline{\text{RD}} \downarrow \text{time} \end{array} $	t avrl	RD, A23 to A16, AD15 to AD00		1 tcp* – 15	_	ns	
Effective address \rightarrow valid data input	tavdv	A23 to A16, AD15 to AD00		_	5 tcp*/2-60	ns	
RD pulse width	t rlrh	RD		3 tcp*/2 - 20	—	ns	
$\overline{RD}\downarrow \to valid$ data input	t rldv	RD, AD15 to AD00		_	3 tcp*/2-60	ns	
$\overline{RD} \uparrow \rightarrow data hold time$	t RHDX	RD, AD15 to AD00		0	_	ns	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	trhlh	ALE, RD		1 t _{CP} */2 – 15		ns	
$\overline{RD} \uparrow \rightarrow address$ effective time	t RHAX	ALE, A23 to A16		1 tcp*/2 – 10	_	ns	
Effective address \rightarrow CLK \uparrow time	tavch	CLK, A23 to A16, AD15 to AD00	1	1 tcp*/2 – 20	_	ns	
$\overline{RD} \downarrow \rightarrow CLK \uparrow time$	t RLCH	CLK, RD		1 tcp*/2-20	—	ns	
ALE $\downarrow \rightarrow \overline{RD} \downarrow$ time	t ALRL	ALE, RD	1	1 tcp*/2 – 15	—	ns	


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(6) Bus Write Timing

		(AVcc :	$= Vcc = 5.0 V \pm 109$	%, AVss = Vss	= 0.0 V, T _A =	-40°0	C to +85°C)
Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Condition	Min Max		Unit	Remarks
$ \begin{array}{c} \text{Effective address} \rightarrow \\ \overline{\text{WR}} \downarrow \text{time} \end{array} $	t avwl	WRL, WRH, A23 to A16, AD15 to AD00		1 tcp – 15	_	ns	
WR pulse width	t wlwh	WRL, WRH		3 tcp*/2 - 20	_	ns	
Write data $\rightarrow \overline{\text{WR}} \uparrow \text{time}$	t dvwh	WRL, WRH, AD15 to AD00		3 tcp*/2 – 20	—	ns	
$\overline{WR} \uparrow \rightarrow data hold time$	t whdx	WRL, WRH, AD15 to AD00	_	20	_	ns	
$\overline{WR} \uparrow \rightarrow address$ effective time	twhax	WRL, WRH, A23 to A16		1 tcp*/2 – 10	_	ns	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twn∟н	ALE, WRL		1 tcp*/2 – 15	_	ns	
$\overline{WR}\downarrow \to CLK\uparrowtime$	t wLCH	CLK, WRH		1 tcp*/2 - 20		ns	


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(7) Ready Input Timing

		(AVcc =	Vcc = 5.0 V ±10%,	AVss = Vss =	= 0.0 V, T _A =	–40°C	c to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fininaine	Condition	Min	Max	Unit	
RDY setup time	t RYHS	RDY		45	_	ns	
RDY hold time	t ryhh	RDY	—	0	_	ns	

Note : Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(8) Hold Timing

(AVcc = Vcc = 5.0 V ±10%, AVss = Vss = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Faialletei	Symbol	Fill Hallie	e Condition Min M		Max	Unit	Neillai K5
$\frac{\text{Pins in floating status}}{\text{HAK}}\downarrow\text{time}$	t xhal	HAK		30	1 tcp*	ns	
$\overline{HAK} \uparrow \rightarrow pin valid time$	tнанv	HAK		1 tcp*	2 tcp*	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Note : More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




(9) UART0 (SCI), UART1 (SCI) Timing

		(AVcc =	= Vcc = 5.0 V ±10%,	AVss = Vss	= 0.0 V, Ta =	=40°	C to +85°C)
Parameter	Symbol	Symbol Pin name	Condition	Val	lue	Unit	Remarks
Falameter	Symbol	Finnanie	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	t scyc	SCK0 to SCK4		8 tcp*	_	ns	
$\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$	t slov	SCK0 to SCK4, SOT0 to SOT4	Internal shift clock mode	- 80	80	ns	
Valid SIN \rightarrow SCK \uparrow	t ivsh	SCK0 to SCK4, SIN0 to SIN4	C∟ = 80 pF + 1 TTL for an	100	_	ns	
$\begin{array}{l} SCK^{\uparrow}\tovalidSINhold\\ time \end{array}$	tsнıx	SCK0 to SCK4, SIN0 to SIN4	output pin	60	_	ns	
Serial clock "H" pulse width	tsнs∟	SCK0 to SCK4		4 tcp*		ns	
Serial clock "L" pulse width	ts∟sн	SCK0 to SCK4	External shift	4 tcp*	—	ns	
$\begin{array}{l} SCK \downarrow \to SOT \text{ delay} \\ time \end{array}$	t slov	SCK0 to SCK4, SOT0 to SOT4	clock mode C∟ = 80 pF + 1 TTL for an		150	ns	
Valid SIN → SCK \uparrow	t ivsh	SCK0 to SCK4, SIN0 to SIN4	output pin	60	_	ns	
$\begin{array}{l} \text{SCK} \uparrow \rightarrow \text{valid SIN hold} \\ \text{time} \end{array}$	tsнıx	SCK0 to SCK4, SIN0 to SIN4		60	_	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Notes : • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.



(10) Timer Input Timing

$(AV_{cc} = V_{cc} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{ss} = V_{ss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$								
Γ	Parameter	Symbol Pin nam		Pin name Condition		lue	Unit	Remarks
	Falameter	Symbol	Pin name	Condition	Min	Max	onn	Neillai KS
	nput pulse width	t тіwн, t тіw∟	INO, IN1	_	4 t cp*	_	ns	


* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(11) Timer Output Timing


 $(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Svmbol	Pin name	Condition	Value		Unit	Remarks
Faiametei	Symbol	i in name	Condition	Min	Мах	onn	itema ka
$CLK \uparrow \rightarrow T_{OUT}$ transition time	tто	OUT0 to OUT3, PPG0, PPG1		30		ns	



(12) Trigger Input Timing


() 55* [**	U	(A	AVcc = Vcc = 5.0) V ±10%, A	Vss = Vss =	= 0.0 \	/, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)		
Deremeter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks		
Parameter	Symbol	Fin name	Condition	Min	Max	Unit	Remarks		
Input pulse width	trrgh	IRQ0 to IRQ7, ADTG, IN0, IN1		5 tcp *	—	ns	Under normal operation		
	t trgl	IRQ0 to IRQ5		1	_	μs	In stop mode		
* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."									



(13) Chip Select Output Timing

		(AVcc :	$=$ Vcc $=$ 5.0 V $\pm 10^{\circ}$	%, AVss = Vss	s = 0.0 V, TA =	=40°C	C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Condition	Min	Max	Unit	Rellial K5
Valid chip select output \rightarrow Valid data input time	tsvdv	CS0 to CS7, AD15 to AD00		_	5 tcp*/2 - 60	ns	
$\overline{\text{RD}} \uparrow \rightarrow \text{chip select}$ output effective time	t RHSV	RD, CS0 to CS7		1 tcp*/2 – 10	_	ns	
$\overline{WR} \uparrow \rightarrow chip \ select$ output effective time	t wнs∨	CS0 to CS7, WRL, WRH	_	1 tcp*/2 – 10	_	ns	
Valid chip select output \rightarrow CLK \uparrow time	tsvcн	CLK, CS0 to CS7		1 tcp*/2 – 20		ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



(14) I²C Timing


		(AVcc	= Vcc = 2.7	V to 5.5 V, AV	ss = Vss = 0.0 V	′, T _A =	–40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol		Condition	Min	Max	Unit	Remarks
Internal clock cycle time	t CP	_		62.5	666	ns	All products
Start condition output	t stao			tcp×m×n/2-20	tcp×m×n/2+20	ns	
Stop condition output	tsтоо	SDA,SCL		tc⊧(m×n/ 2+4)-20	tc⊧(m×n/ 2+4)+20	ns	Only as master
Start condition detection	t stai			3tcp+40	—	ns	
Stop condition detection	t stoi			3tcp+40	_	ns	Only as slave
SCL output "L" width	t LOWO			tcp×m×n/2-20	tcp×m×n/2+20	ns	
SCL output "H" width	tніgнo	SCL	_	tc⊧(m×n/ 2+4)-20	tc⊧(m×n/ 2+4)+20	ns	Only as master
SDA output delay time	tdoo		-	2tcp-20	2tcp+20	ns	
Setup after SDA output interrupt period	toosuo	SDA,SCL		4tcp-20	_	ns	
SCL input "L" width	t∟owi	SCL		3tcp+40		ns	
SCL input "H" width	tнідні	SUL		tcp+40	_	ns	
SDA input setup time	tsui			40	—	ns	
SDA input hold time	tноі	SDA,SCL		0	—	ns	

Notes : • "m" and "n" in the above table represent the values of shift clock frequency setting bits (CS4-CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.

• toosuo represents the minimum value when the interrupt period is equal to or greater than the SCL "L" width.

• The SDA and SCL output values indicate that rise time is 0 ns.

• For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."




(15) Pulse Width on External Interrupt Pin at Return from STOP Mode

 $(AV_{CC} = V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ TA} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Falameter	Symbol	Fininame	Condition	Min	Max	Unit	Nellia KS
Input pulse width	tirqwh tirqwl	IRQ2 to IRQ7	_	6tcp *	—	ns	

* : For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



5. A/D Converter Electrical Characteristics

 $(AV_{CC} = V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, 2.7 \text{ V} \leq \text{AVRH} - \text{AVRL}, \text{ T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ Value Pin name Unit Parameter Symbol Condition Min Тур Max Resolution ____ 8/10 ____ bit ____ Total error ____ ____ ±5.0 LSB _ ____ Non-linear error ± 2.5 LSB Differential ____ ____ ____ ±1.9 LSB linearity error Zero transition AN0 to AVRL AVRL AVRL V Vот voltage AN7 –3.5 LSB -0.5 LSB +4.5 LSB Full-scale AN0 to AVRH AVRH AVRH V VFST transition voltage AN7 -6.5 LSB -1.5 LSB +1.5 LSB A/D conversion Vcc = 5.0 V ±10% 416tcp μs ____ ____ time at machine clock of 16 MHz $V_{CC} = 5.0 \text{ V} \pm 10\%$ at machine Sampling period 64tcp ____ μs clock of 6 MHz Analog port AN0 to 10 AIN μΑ ____ input current AN7 Analog input AN0 to AVRL AVRH V VAIN ____ voltage AN7 AVRL V AVRH AVcc +3.0Reference voltage AVRH AVRL 0 V ____ ____ -3.0 AVcc A 5 ____ _ mΑ Power supply CPU stopped and 8/10-bit current AVcc A/D converter not in operation АН 5 μΑ ____ ____ (Vcc = AVcc = AVRH = 5.0 V)AVRH R 400 μΑ ____ ____ Reference CPU stopped and 8/10-bit voltage supply RH AVRH A/D converter not in operation 5 μΑ ____ current (Vcc = AVcc = AVRH = 5.0 V)Offset between AN0 to 4 LSB ____ channels AN7


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error:The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit MB90V570A/573 are 5 k Ω or lower, MB90F574A/574C are 10 k Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \ \mu s$ @machine clock of 16 MHz).



• Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.

8. D/A Converter Electrical Characteristics


$(AV_{CC} = V_{CC} = DV_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = DV_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$											
Parameter	Symbol	Pin name		Value		Unit	Remarks				
Farameter	Symbol	Fin name	Min	Тур	Мах	Unit	Remarks				
Resolution	—	—	_	8		bit					
Differential linearity error	_		_	_	±0.9	LSB					
Absolute accuracy	_				±1.2	%					
Linearity error	—		_	_	±1.5	LSB					
Conversion time	—	—	_	10	20	μs	Load capacitance: 20 pF				
Analog reference voltage	_	DVcc	Vss + 3.0	—	AVcc	V					
Reference voltage supply current	Idvr	DVcc	_	120	300	μA	Conversion under no load				
supply current	DVRS	DVcc	_	_	10	μA	In sleep mode				
Analog output impedance				20		kΩ					

9. Flash Memory Program/Erase Characteristics


Parameter	Condition	Value			Unit	Remarks
		Min	Тур	Max	Unit	itemaiks
Sector erase time	T _A = + 25°C Vcc = 5.0 V	_	1.5	30	S	Except for the write time before internal erase operation
Chip erase time		_	13.5		S	Except for the write time before internal erase operation
Word (16bit width) programming time		_	32	1,000	μs	Except for the over head time of the system
Program/Erase time	_	10,000	—	—	cycle	
Data hold time		100,000	—	—	h	

■ EXAMPLE CHARACTERISTICS

(1) Power Supply Current (MB90573)




⁽Continued)




(Continued)


FUJITSU


(Continued)




(2) Power Supply Current (MB90F574A)









(3) Power Supply Current (MB90574C)





(Continued)


FUJITSU




■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F574APMC1 MB90573PMC1	120-pin Plastic LQFP (FPT-120P-M24)	
MB90F574APFV MB90574CPFV MB90573PFV	120-pin Plastic QFP (FPT-120P-M13)	
MB90574CPMT120-pin Plastic LQFPMB90F574APMT(FPT-120P-M21)		


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/









Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
	—	Series name is changed MB90570 series \rightarrow MB90570A/570C series
_	—	Deleted the part number; MB90574, MB90F574, MB90V570
	—	The package code is changed. (FPT-120P-M05 \rightarrow FPT-120P-M24)
_	—	Peripheral Resource name is changed. Clock Timer \rightarrow Watch Timer
38	■ PERIPHERALS 1. I/O port	Changed the pull-up resister value in "? Input pull-up resistor setup register (RDR)". 5.0 k $\Omega \rightarrow$ 50 k Ω
83	 ELECTRICAL CHARACTERISTICS 3. DC Characteristics 	Changed the value of Iccs (Condition : Internal operation at 16 MHz Vcc = 5.0 V In sleep mode) When MB90F574A (Min : 5, Max : 10 \rightarrow Min : 25, Max : 30)
88	■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics	Deleted the "(4) Recommended Resonator Manufacturers".
101	ELECTRICAL CHARACTERISTICS 5. Electrical Characteristics for the A/D Converter	Changed the value of "Zero transition voltage". (Added "AVRL") Changed the unit of "Zero transition voltage" and "Full-scale transition voltage". (mV \rightarrow V)
115	■ ORDERING INFORMATION	Changed the part namber; MB90573PFF → MB90573PMC1 MB90F574APFF → MB90F574APMC1
116	■ PACKAGE DIMENSIONS	Changed the figure of package. FPT-120P-M05 \rightarrow FPT-120P-M24

The vertical lines marked in the left side of the page show the changes.

FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.