

# GAINSTRONG

# Oolite V8.1\_SPEC\_EN

*Version 1.0.3*

Author : WSY

*May 25, 2020*

Revision	Date	Contents of Revision Change	Remark
1.0.0	2020-05-25	First release	WSY
1.0.1	2020-06-04	Update pin relationship	JPY
1.0.2	2021-11-29	Fix 802.11ac rate information error	Joe Guo
1.0.3	2022-09-20	Change the number of PINOUT	ZWC

# 1 INTRODUCTION

---

The Oolite V8.1 module use the MT7621DAT main chipset, and MT7603 2.4Ghz and MT7613 5.8Ghz WiFi chip are connected externally.

The MT7621DAT integrates a dual-core MIPS1004Kc (880MHz), HNAT/ HQoS/ Samba/ VPN accelerators, 5-port GbE switch, RGMII, USB3.0, USB2.0, 3xPCIe, SD-XC. The powerful CPU with rich portfolio is suitable for 802.11ac, LTE cat4/5, edge, hotspot, VPN, AC (Access Control). It can also connect to touch-panel, ZigBee/Z-Wave for Internet Service Router and Home Security Gateway.

MT7603EN is a highly integrated Wi-Fi single chip which supports 300 Mbps PHY rate. It fully complies with IEEE 802.11n and IEEE 802.11 b/g standards, offering feature-rich wireless connectivity at high standards, and delivering reliable, cost-effective throughput from an extended distance.

The MT7613BEN is a highly integrated single chip which has built in a 2\*2 dual-band wireless LAN radio. It supports IEEE802.11ac draft standard and provides the highest PHY rate up to 867Mbps, offering feature-rich wireless connectivity and reliable throughput from an extended distance.


For the next generation router, MT7621DA provides several dedicated hardware engines to accelerate the NAT, QoS, Samba and VPN traffic. These accelerators relief the CPU for other upper layer applications.

## Features

- MT7621DAT Embedded MIPS1004Kc (880 MHz)
- RAM: Embedded DDR3-1200 128MBytes (KGD)
- Flash:16MByte(16/32/64MByte optional)
- 5-port 10/100/1000Mbps SW/PHY
- Support 802.11b/g/n 2T2R 2.4Ghz 300Mbps, 802.11ac 2T2R 5.8Ghz 867Mbps

- 1x RGMII/MII interface
- SPI, NAND Flash, SDXC, eMMC(4 bits)
- 1x USB 3.0, 1x USB 2.0, 1x Mini-PCIe host
- I2C, SPI\*2, UART lite\*3, JTAG, MDC, MDIO, GPIO
- HW storage accelerator
- OpenWrt / Linux 2.6 SDK
- VoIP support (I2S, PCM) , Audio interface (SPDIF-Tx, I2S, PCM)
- Power supply voltage: 3.3V
- Antenna: 4xIPEX external Antenna(default) or use the stamp hole pins interface
- Size: 50.0mm x 50.0mm x 4.8mm

## 2 BLOCK DIAGRAM



### 3 MAIN CHIP FEATURES

The following table covers the main features offered by the MT7621DAT. Overall, the MT7621DAT supports the requirements of a high-level AP/router, and a number of interfaces together with a large RAM capacity.

Features	MT7621DA
<b>CPU</b>	MIPS1004Kc (880 MHz, Dual Core)
<b>I-Cache, D-Cache</b>	32 KB, 32 KB
<b>L2 Cache</b>	256KB
<b>HNAT/HQoS</b>	HQoS 16 queues HNAT 2 Gbps forwarding (IPv4, IPv6 routing, DS-Lite, 6RD, 6to4)
<b>Memory</b>	Embedded DDR3-1200 128MB (KGD)
<b>NAND</b>	Small page 512-Byte (max 512 Mbit) Large page 2k-Byte (max 8 Gbit)
<b>SPI Flash</b>	3B addr mode (max 128 Mbit) 4B addr mode (max 512 Mbit)
<b>SD eMMC</b>	SD-XC class 10 (max 128 GByte) 4-bit eMMC (max 8 GByte)
<b>PCIe</b>	3
<b>USB</b>	USB3 x 1+ USB2 x 1 or USB2 x 2
<b>Ethernet</b>	5-port GSW + RGMII(1)
<b>I2S</b>	1
<b>PCM</b>	1
<b>I2C</b>	1
<b>SPDIF-Tx</b>	1
<b>UART Lite</b>	3
<b>JTAG</b>	1
<b>Package</b>	LFBGA 11.7 mm x 13.6 mm


## 4 PICTURES

---


TOP:



Bottom:



## 5 PINS DESCRIPTION



PCBA Pin NO.	MT7621DAT Pin NO.	Function	Description
1	W14	ESW_TXVN_D_P4	Gigabit Port4_D-
2	Y14	ESW_TXVP_D_P4	Gigabit Port4_D+
3	Y13	ESW_TXVN_C_P4	Gigabit Port4_C-
4	AA13	ESW_TXVP_C_P4	Gigabit Port4_C+
5	W12	ESW_TXVN_B_P4	Gigabit Port4_B-
6	Y12	ESW_TXVP_B_P4	Gigabit Port4_B+
7	Y11	ESW_TXVN_A_P4	Gigabit Port4_A-
8	AA11	ESW_TXVP_A_P4	Gigabit Port4_A+
9	/	GND	Ground

10	W10	ESW_TXVN_D_P3	Gigabit Port3_D-
11	V10	ESW_TXVP_D_P3	Gigabit Port3_D+
12	AA10	ESW_TXVN_C_P3	Gigabit Port3_C-
13	Y10	ESW_TXVP_C_P3	Gigabit Port3_C+
14	Y9	ESW_TXVN_B_P3	Gigabit Port3_B-
15	W9	ESW_TXVP_B_P3	Gigabit Port3_B+
16	Y8	ESW_TXVN_A_P3	Gigabit Port3_A-
17	W8	ESW_TXVP_A_P3	Gigabit Port3_A+
18	/	GND	Ground
19	Y7	ESW_TXVN_D_P2	Gigabit Port2_D-
20	W7	ESW_TXVP_D_P2	Gigabit Port2_D+
21	Y6	ESW_TXVN_C_P2	Gigabit Port2_C-
22	W6	ESW_TXVP_C_P2	Gigabit Port2_C+
23	W3	ESW_TXVN_B_P2	Gigabit Port2_B-
24	Y3	ESW_TXVP_B_P2	Gigabit Port2_B+
25	AA3	ESW_TXVN_A_P2	Gigabit Port2_A-
26	AA2	ESW_TXVP_A_P2	Gigabit Port2_A+
27	/	GND	Ground
28	Y2	ESW_TXVN_D_P1	Gigabit Port1_D-
29	Y1	ESW_TXVP_D_P1	Gigabit Port1_D+
30	W2	ESW_TXVN_C_P1	Gigabit Port1_C-
31	W1	ESW_TXVP_C_P1	Gigabit Port1_C+
32	V3	ESW_TXVN_B_P1	Gigabit Port1_B-
33	V2	ESW_TXVP_B_P1	Gigabit Port1_B+
34	U4	ESW_TXVN_A_P1	Gigabit Port1_A-
35	T4	ESW_TXVP_A_P1	Gigabit Port1_A+
36	U2	ESW_TXVN_D_P0	Gigabit Port0_D-
37	U1	ESW_TXVP_D_P0	Gigabit Port0_D+
38	T3	ESW_TXVN_C_P0	Gigabit Port0_C-
39	T2	ESW_TXVP_C_P0	Gigabit Port0_C+
40	R3	ESW_TXVN_B_P0	Gigabit Port0_B-
41	R2	ESW_TXVP_B_P0	Gigabit Port0_B+
42	R5	ESW_TXVN_A_P0	Gigabit Port0_A-




43	T5	ESW_TXVP_A_P0	Gigabit Port0_A+
44	/	GND	Ground
45	M5	USB_DP	USB Port0 HS/FS/LS data pin Data+ (USB3.0)
46	M4	USB_DM	USB Port0 HS/FS/LS data pin Data- (USB3.0)
47	/	GND	Ground
48	N2	SSUSB_RXP	USB Port0 SS data pin RX+ (USB3.0)
49	N3	SSUSB_RXN	USB Port0 SS data pin RX- (USB3.0)
50	M1	SSUSB_TXN	USB Port0 SS data pin TX- (USB3.0)
51	M2	SSUSB_TXP	USB Port0 SS data pin TX+ (USB3.0)
52	/	GND	Ground
53	K2	USB_DP_1P	USB Port1 data pin Data+ (USB2.0)
54	K1	USB_DM_1P	USB Port1 data pin Data- (USB2.0)
55	H3	RXD3	UART RX Data
56	H4	RXD2	UART RX Data
57	J5	CTS2_N	UART Clear To Send
58	H5	CTS3_N	UART Clear To Send
59	J3	RTS2_N	UART Request To Send
60	H1	TXD3	UART TX Data
61	/	GND	Ground
62	G3	ND_CLE	NAND Flash Command Latch Enable
63	G4	ND_WE_N	NAND Flash Write Enable
64	F4	ND_WP	NAND Flash Write Protect
65	G5	ND_ALE	NAND Flash ALE Latch Enable
66	G2	ND_CS_N	NAND Flash Chip Select
67	F3	ND_RE_N	NAND Flash Read Enable
68	F1	ND_RB_N	NAND Flash Ready/Busy
69	F2	ND_D0	NAND Flash Data0
70	E3	ND_D1	NAND Flash Data1
71	E2	ND_D2	NAND Flash Data2
72	E4	ND_D3	NAND Flash Data3
73	D1	ND_D4	NAND Flash Data4
74	D2	ND_D5	NAND Flash Data5
75	C1	ND_D6	NAND Flash Data6

76	D3	ND_D7	NAND Flash Data7
77	/	MT7613_RF0	MT7613_RF0
78	F16	JTCLK	JTAG Clock
79	F17	JTRST_N	JTAG Target Reset
80	G16	JTDI	JTAG Data Input
81	G17	JTDO	JTAG Data Output
82	/	DINT	3.3V pull up
83	G18	JTMS	JTAG Mode Select
84	J4	RTS3_N	UART Request To Send
85	G15	WDT_RST_N	Watchdog reset
86	G14	PERST_N	PCIE RESET
87	/	MT7613_RF1	MT7613_RF1
88	/	GND	Ground
89	/	GND	Ground
90	H2	TXD2	DRAM_TYPE
91	/	GND	Ground
92	/	GND	Ground
93	/	MT7603_RF1	MT7603_RF1
94	/	GND	Ground
95	/	GND	Ground
96	/	GND	Ground
97	/	MT7603_RF0	MT7603_RF0
98	/	GND	Ground
99	/	GND	Ground
100	M13	PCIE_CK2_P	PCIE2_CLK+
101	M14	PCIE_CK2_M	PCIE2_CLK-
102	/	GND	Ground
103	/	GND	Ground
104	M17	PCIE_RXP2	PCIE2_RX+
105	M18	PCIE_RXN2	PCIE2_RX-
106	/	3.3VD	POWER
107	/	3.3VD	POWER
108	/	3.3VD	POWER


109	/	GND	Ground
110	/	GND	Ground
111	/	GND	Ground
112	N16	PCIE_TXP2	PCIE2_TX+
113	N17	PCIE_TXN2	PCIE2_TX-
114	P14	I2C_SD	I2C Data
115	P13	I2C_SCLK	I2C Clock
116	R12	PORST_N	Power on reset
117	R14	TXD1	UART TX Data
118	R13	RXD1	UART RX Data
119	/	GND	Ground
120	R17	GE2_RXCLK	RGMI2 Rx Clock
121	T16	GE2_RXDV	RGMI2 Rx Data Valid
122	T17	GE2_RXD0	RGMI2 Rx Data bit #0
123	T18	GE2_RXD1	RGMI2 Rx Data bit #1
124	U16	GE2_RXD2	RGMI2 Rx Data bit #2
125	U17	GE2_RXD3	RGMI2 Rx Data bit #3
126	V18	GE2_TXCLK	RGMI2 Tx Clock
127	V16	GE2_TXEN	RGMI2 Tx Data Valid
128	T15	MDC	PHY Management Clock. Note: While RGMII/MII connects to external PHY, this pin is MDC. Else, it should be NC.
129	U15	MDIO	PHY Management Data. Note: While RGMII/MII connects to external PHY, this pin is MDIO. Else, it should be NC.
130	/	GND	Ground
131	W18	GE2_TXD0	RGMI2 Tx Data bit #0
132	W17	GE2_TXD1	RGMI2 Tx Data bit #1
133	Y18	GE2_TXD2	RGMI2 Tx Data bit #2
134	Y17	GE2_TXD3	RGMI2 Tx Data bit #0
135	P12	GPIO0	GPIO#0(output only)
136	AA17	ESW_P0_LED_0	Port #0 PHY LED indicators
137	Y16	ESW_P1_LED_0	Port #1 PHY LED indicators
138	W15	ESW_P2_LED_0	Port #2 PHY LED indicators
139	AA15	ESW_P3_LED_0	Port #3 PHY LED indicators
140	Y15	ESW_P4_LED_0	Port #4 PHY LED indicators

## 6 MECHANICAL

Dimensions (mm)	Length	Width	Height
	50.0	50.0	4.8
	(Tolerance:±0.2mm)	(Tolerance:±0.2mm)	(Tolerance:±0.2mm)



Pin Size:



## 7 SCHEMATIC DESIGN NOTES

---

This part contains the schematic and PCB design notes for the customer who use the Core module for their own production. You can see our reference design and the MT7621DAT Spec. for more detail design information.

### 7.1 ANTENNA CONNECTER

By default, the RF antenna is an external IPEX antenna, which can also support direct connection to pinout. If the RF connected to the customer's main board, the RF match circuit and suitable trace should be noted.

### 7.2 PCIE

Mt7621DAT can support three PCIe interfaces. It has occupied two interfaces by MT7603 and MT7613. In fact, only one PCIe interface is available.

### 7.3 POWER

There is only one external power 3.3VDC for the Core Module. Other powers as 1.8VDC, 1.5VDC and 1.2VDC are all generated from the Core Module internally.

Power consumption:


For the 3.3VDC, the main board should supply at least 2A current for the module, for security use, the Margin should be 30% at least.

Power Ripple:

Small ripple is necessary for better performance, especially for the RF property.

The 3.3VDC ripple should be  $\leq 50\text{mV}$  at idle state and  $\leq 100\text{mV}$  at full load.

## 8 REFLOW SOLDERING TEMPERATURE CURVE



**Figure 4-2 Reflow profile**

Notes:

1. Reflow profile guideline is designed for SnAgCu lead-free solder paste.
2. Reflow temperature is defined at the solder ball of package/or the lead of package.
3. MTK would recommend customer following the solder paste vendor's guideline to design a profile appropriate your line and products.
4. Appropriate N<sub>2</sub> atmosphere is recommended since it would widen the process window and mitigate the risk for having solder open issues.

## 9 MODULE OPERATING ENVIRONMENT

---

Power Supply	3.3V $\pm$ 5%
Operating Temperature	0°C ~45°C
Storage Temperature	-40°C ~ 80°C
Operating Humidity	10%~90% non-condensing
Storage Humidity	5%~90% non-condensing