### NN31001A

http://www.semicon.panasonic.co.jp/en/

## 7 A Synchronous DC-DC Step down Regulator, Power Supply in Package

 $(V_{IN} = 4.5 \text{ V to } 28 \text{ V}, V_{OUT} = 0.6 \text{ V to } 5.5 \text{ V})$ 

#### **FEATURES**

- High-Speed Response DC-DC Step Down Regulator Circuit that employs Hysteretic Control System
- Built-in inductor and capacitors
- Skip (discontinuous) Mode for high efficiency at light load Maximum Output Current: 7 A
- Input Voltage Range: PVIN=AVIN = 4.5 V to 28 V,
   Output Voltage Range: 0.6 V to 5.5 V
   Selectable Switching Frequency 400 kHz / 600 kHz / 800kHz
- Built-in Feed Back Resistors for 1.0 V / 3.3 V default settings
   Configurable output voltage settings using external Resistors
- Adjustable Soft Start
- Low Operating and Standby Quiescent Current
- Open Drain Power Good Indication for Output Over / Under Voltage
- Selectable Auto recovery / latch off protection system
- Adjustable current limit threshold
- Built-in Under Voltage Lockout (UVLO),
   Thermal Shut Down (TSD), Under Voltage Detection (UVD),
   Over Voltage Detection (OVD), Short Circuit Protection (SCP)
   Over Current Protection (OCP)
- Plastic Quad Flat Non-leaded Package Heat Slug Down (QFN Type, Size: 8.5 mm × 7.5 mm, 0.5 mm pitch)

#### DESCRIPTION

NN31001A is a synchronous DC-DC step down regulator (1-ch), Power Supply in Package (PSiP), which integrates a Controller IC that employs a hysteretic control system, two Power MOSFETs, an Inductor and Capacitors into a single 8.5 x 7.5 x 4.7mm QFN package.

The easiness of mounting PSiP onto a Printed Circuit Board (PCB), a very small footprint and a highly reduced number of external components, offers very compact and simplified solutions for applications requiring point-of-load design.

The number of external components have been reduced to only input/output capacitor, slow start capacitor and feedback resistors.

Furthermore, for applications requiring an output voltage of  $1.0\ V\ /\ 3.3\ V$ , the external feedback resistors can be eliminated, resulting into even a smaller footprint.


The PSiP achieves efficiencies of greater than 94% with very good power dissipation capabilities.

#### **APPLICATIONS**


High Current Distributed Power Systems such as

- · DSP and FPGA Point-of-Load Applications
- Routers
- · Industrial Equipment
- · Space constrained Applications etc.

#### SIMPLIFIED APPLICATION



Note: The application circuit is an example. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit in the design of the equipment.



Condition : Vin = 12 V, V<sub>OUT</sub> Setting = 1.0 V / 3.3 V Switching Frequency = 400 / 600 / 800 kHz, Skip mode Cout = 66  $\mu$ F ( 22  $\mu$ F x 3 )



#### **ORDERING INFORMATION**

Order Number	Feature	Package	Output Supply
NN31001A-BB	Maximum Output Current : 7 A	57 pin HQFN	Emboss Taping

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	Notes
Supply voltage	V <sub>IN</sub>	30	V	*1
Operating free-air temperature	$T_{opr}$	- 40 to + 85	°C	*2
Operating junction temperature	T <sub>j</sub>	- 40 to + 150	°C	*2
Storage temperature	$T_{stg}$	- 55 to + 150	°C	*2
Input Voltage Range	$V_{\text{MODE}}, V_{\text{FSEL}}, V_{\text{OUTM}}, V_{\text{PRTCNT}}$ $V_{\text{OCPCNT}}, V_{\text{FB}}$	- 0.3 to (V <sub>REG</sub> + 0.3)	V	*1 *3
	$V_{EN}$	- 0.3 to 6.0	V	*1
Output Voltage Bange	$V_{\sf PGOOD}$	- 0.3 to (V <sub>REG</sub> + 0.3)	V	*1 *3
Output Voltage Range	$V_{LX}$	- 0.3 to (V <sub>IN</sub> + 0.3)	V	*1 *4
ESD	НВМ	2	kV	_

Notes: This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteed as it is higher than our stated recommended operating range.

When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected.  $V_{IN}$  is voltage for AVIN, PVIN.  $V_{IN} = AV_{IN} = PV_{IN}$ .

Do not apply external currents and voltages to any pin not specifically mentioned.

- \*1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
- \*2 : Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for  $T_a$  = 25 °C.
- $^*3$ :(V<sub>REG</sub> + 0.3) V must not exceed 6 V.
- \*4 : (V<sub>IN</sub> + 0.3) V must not exceed 30 V.



#### POWER DISSIPATION RATING

Package	$\theta_{ extsf{j-C}}$	PD (Ta = 25 °C)	PD (Ta = 85 °C)	Notes
Plastic Quad Flat Non-leaded Package	6.7 °C / W	3.49 W	1.82 W	*1
Heat Slug Down (QFN Type)	5.7 °C / W	5.56 W	2.89 W	*2

Notes: For the actual usage, please follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value.

- \*1:Glass Epoxy Substrate (4 Layers)  $[50 \times 50 \times 0.8 \text{ t (mm)}]$
- \*2:Glass Epoxy Substrate (4 Layers) [ $50 \times 50 \times 1.57$  t (mm)]



#### **CAUTION**

Although this IC has built-in ESD protection circuit, it may still sustain permanent damage if not handled properly. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Cupply voltage range	AV <sub>IN</sub>	4.5	12	28	V	_
Supply voltage range	PV <sub>IN</sub>	4.5	12	28	V	_
	V <sub>MODE</sub>	- 0.3	_	V <sub>REG</sub> + 0.3	V	*1
Janua Valta da Danga	V <sub>FSEL</sub>	- 0.3	_	V <sub>REG</sub> + 0.3	V	*1
Input Voltage Range	V <sub>PRTCNT</sub>	- 0.3	_	V <sub>REG</sub> + 0.3	V	*1
	V <sub>EN</sub>	- 0.3	_	5.0	V	_
Output Valtage Bases	V <sub>PGOOD</sub>	- 0.3	_	V <sub>REG</sub> + 0.3	V	*1
Output Voltage Range	V <sub>LX</sub>	- 0.3	_	V <sub>IN</sub> + 0.3	V	*2

Notes: Voltage values, unless otherwise specified, are with respect to GND.

GND is voltage for AGND, PGND. AGND = PGND

 $V_{IN}$  is voltage for AVIN, PVIN.  $V_{IN} = AV_{IN} = PV_{IN}$ .

Do not apply external currents or voltages to any pin not specifically mentioned.

- \*1 : ( $V_{REG}$  + 0.3) V must not exceed 6 V.
- \*2 :  $(V_{IN} + 0.3)$  V must not exceed 30 V.



#### **ELECTRICAL CHARACTERISTICS**

 $C_O=22~\mu\text{F}\times3,~V_{OUT}~Setting=1.0~V,~V_{IN}=AV_{IN}=PV_{IN}=12~V,~Switching~Frequency~=600~kHz~V_{MODE}=V_{REG}~(FCCM),~T_a=25~^{\circ}C~\pm2~^{\circ}C~unless~otherwise~noted.$ 

Davamatar	Coursels al	Condition		Limits		I limit	Niete
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Current Consumption							
Current Consumption at active1 (Skip mode)	IVDDACTN1	$\begin{split} I_{OUT} &= 0 \text{ A, V}_{FB} = 0.620 \text{ V} \\ R_{FB1} &= 1.0 \text{ k}\Omega \\ R_{FB2} &= 1.5 \text{ k}\Omega \\ V_{MODE} &= 0 \text{ V, V}_{EN} = 5 \text{ V} \end{split}$	_	700	1200	μA	_
Current Consumption at active2 (FCCM)	IVDDACTN2	$\begin{split} &V_{EN}=5~V~,~I_{OUT}=0~A\\ &R_{FB1}=1.0~k\Omega\\ &R_{FB2}=1.5~k\Omega\\ &V_{MODE}=V_{REG}\\ &V_{FSEL}=OPEN \end{split}$	_	15	23	mA	_
AVIN/PVIN Current Consumption at standby	Ivinstb	$AV_{IN} = PV_{IN} = 12 V$ $V_{EN} = 0 V$		2	5	μA	_
Logic Pin Characteristics							
EN pin Low-level input voltage	VENL	_	_	_	0.3	V	_
EN pin High-level input voltage	VENH	_	1.5	_	5.0	V	_
EN pin leakage current	ILEAKEN	V <sub>EN</sub> = 5 V	_	10	20	μΑ	_
MODE pin Low-level input voltage	VMODEL	_	_	_	V <sub>REG</sub> × 0.3	V	_
MODE pin High-level input voltage	VMODEH	_	V <sub>REG</sub> × 0.7	_	$V_{REG}$	V	_
MODE pin leakage current	ILEAKMD	V <sub>MODE</sub> = 5 V	_	12.5	25	μA	_
PRTCNT pin Low-level input voltage	VPRTL	_	_	_	0.3	V	
PRTCNT pin High-level input voltage	VPRTH	_	V <sub>REG</sub> – 0.3	_	_	V	_
PRTCNT pin leakage current	ILEAKPRT	$V_{EN} = 5 \text{ V}, V_{PRTCNT} = 5 \text{ V}$	_	0	2	μΑ	
FSEL pin Low-level input voltage	VFSELL	_	_	_	0.3	V	_
FSEL pin High-level input voltage	VFSELH	_	V <sub>REG</sub> - 0.3	_	_	V	
FSEL pin High leakage current	ILEAKFSH	V <sub>FSEL</sub> = 5 V		6.25	12.5	μΑ	_
FSEL pin Low leakage current	ILEAKFSL	V <sub>FSEL</sub> = 0 V		6.25	12.5	μΑ	



 $C_O=22~\mu\text{F}\times3,~V_{OUT}~Setting=1.0~V,~V_{IN}=AV_{IN}=PV_{IN}=12~V,~Switching~Frequency~=600~kHz~V_{MODE}=V_{REG}~(FCCM),~T_a=25~^{\circ}C~\pm2~^{\circ}C~unless~otherwise~noted.$ 

Downwater	Curah al	Condition		Limits		Unit	Note
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
VREG Characteristics							
Output voltage	Vrego	$I_{VREG} = 5mA$	5.3	5.6	5.9	V	_
Input voltage variation	Vreglin	$\begin{aligned} &V_{REGLIN} = V_{REG} \; (V_{IN} = 12 \; V) \\ &-V_{REG} \; (V_{IN} = 6 \; V) \\ &I_{VREG} = 5 \text{mA} \end{aligned}$	_	_	150	mV	_
Drop out voltage	Vregdo	$V_{IN} = 4.5 \text{ V}, I_{VREG} = 5\text{mA}$	4.1	_	_	V	_
VFB Characteristics							
VFB comparator threshold	Vғвтн	_	0.594	0.600	0.606	V	_
VFB pin leakage current 1	ILEAKFB1	V <sub>FB</sub> = 0 V	- 1	_	1	μΑ	_
VFB pin leakage current 2	ILEAKFB2	V <sub>FB</sub> = 6 V	<b>– 1</b>	_	1	μA	_
Under Voltage Lock Out			•				
UVLO shutdown voltage	VUVLODE	V <sub>IN</sub> = 5 V to 0 V	3.97	4.10	4.23	V	_
UVLO wakeup voltage	Vuvlore	V <sub>IN</sub> = 0 V to 5 V	4.17	4.30	4.43	V	_
UVLO hysteresis	$\Delta V_{UVLO}$	_	150	200	250	mV	_
PGOOD			•				
PGOOD Threshold 1 (VFB ratio for UVD detect)	VPGUV	PGOOD : High to Low	77	85	93	%	
PGOOD Hysteresis 1 (VFB ratio for UVD release)	$\Delta V_{PGUV}$	PGOOD : Low to High	3.5	5.0	6.5	%	_
PGOOD Threshold 2 (VFB ratio for OVD detect)	Vpgov	PGOOD : High to Low	107	115	123	%	_
PGOOD Hysteresis 2 (VFB ratio for OVD release)	$\Delta V_{PGOV}$	PGOOD : Low to High	3.5	5.0	6.5	%	_
PGOOD start up delay time ( After reached $V_{FB} = 0.6 \text{ V}$ )			0.4	1.0	1.6	ms	_
PGOOD ON resistance	R <sub>PG</sub>	_	_	10	15	Ω	_



 $C_O = 22~\mu\text{F} \times 3,~V_{OUT}~Setting = 1.0~V,~V_{IN} = AV_{IN} = PV_{IN} = 12~V,~Switching~Frequency~= 600~kHz~V_{MODE} = V_{REG}~(FCCM),~T_a = 25~^{\circ}C~\pm 2~^{\circ}C~unless~otherwise~noted.$ 

Developer	Currente est	Condition	Limits			I linit	Niete
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
DC-DC Characteristics			,				
Output voltage 1	V <sub>01</sub>	$R_{FB1} = 1.0 \text{ k}\Omega$ $R_{FB2} = 1.5 \text{ k}\Omega$ $V_{MODE} = V_{REG}$ $I_{OUT} = 3.5 \text{ A}$	0.985	1.000	1.015	V	_
Output voltage 2	V <sub>02</sub>	$R_{FB1} = 4.5 \text{ k}\Omega$ $R_{FB2} = 1 \text{ k}\Omega$ $V_{MODE} = V_{REG}$ $I_{OUT} = 3.5 \text{ A}$	3.250	3.300	3.350	V	_
Output voltage 3	V <sub>o</sub> 3	$V_{FB} = OPEN$ before $V_{EN} = 0$ V to 1.5 V $V_{MODE} = V_{REG}$ $I_{OUT} = 3.5$ A	0.985	1.000	1.015	V	_
Output voltage 4	V <sub>04</sub>	$V_{FB} = V_{REG}$ before $V_{EN} = 0 \text{ V to } 1.5 \text{ V}$ $V_{MODE} = V_{REG}$ $I_{OUT} = 3.5 \text{ A}$	3.250	3.300	3.350	V	_
Efficiency 1	VEFF1	$PV_{IN} = 12 V$ $V_{OUT} = 5 V$ , $I_{OUT} = 4 A$ $V_{FSEL} = V_{REG} (800kHz)$	_	95	_	%	*1
Efficiency 2	Veff2	PV <sub>IN</sub> = 12 V V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 4 A V <sub>FSEL</sub> = OPEN ( 600kHz )	_	95	_	%	*1
Efficiency 3	Veff3	$PV_{IN} = 12 V$ $V_{OUT} = 3.3 V$ , $I_{OUT} = 4 A$ $V_{FSEL} = V_{REG} (800kHz)$	_	94	_	%	*1
Efficiency 4	Veff4	PV <sub>IN</sub> = 12 V V <sub>OUT</sub> = 1.0 V, I <sub>OUT</sub> = 4 A V <sub>FSEL</sub> = 0 V (400kHz)	_	88	_	%	*1
Efficiency 5	VEFF5	PV <sub>IN</sub> = 12 V V <sub>OUT</sub> = 1.0 V, I <sub>OUT</sub> = 4 A V <sub>FSEL</sub> = OPEN ( 600kHz )	_	87	_	%	*1
Efficiency 6	Veff6	$PV_{IN} = 12 V$ $V_{OUT} = 1.0 V, I_{OUT} = 4 A$ $V_{FSEL} = V_{REG} (800kHz)$	_	85	_	%	*1

Note: \*1 : Typical design value



 $C_O = 22~\mu\text{F} \times 3,~V_{OUT}~Setting = 1.0~V,~V_{IN} = AV_{IN} = PV_{IN} = 12~V,~Switching~Frequency~= 600~kHz~V_{MODE} = V_{REG}~(FCCM),~T_a = 25~^{\circ}C~\pm 2~^{\circ}C~unless~otherwise~noted.$ 

Parame	tor	Cumbal	Condition		Limits		Linit	Note
Parame	i arametei		Symbol Condition		Тур	Max	Unit	note
DC-DC Characteristics	3							
Load regulation1		V <sub>LOA1</sub>	$I_{OUT} = 10 \text{ mA} \text{ to } 7 \text{ A}$ $V_{MODE} = 0 \text{ V}$	_	2.0	_	%	*1
Load regulation2		VLOA2	$I_{OUT} = 10 \text{ mA} \text{ to } 7 \text{ A}$ $V_{MODE} = V_{REG}$	_	1.0	_	%	*1
Line regulation		VLIN	$PV_{IN} = 6 V \text{ to } 28 V$ $V_{MODE} = V_{REG}$ $I_{OUT} = 2.0 A$		0.1	0.3	%/V	_
Output ripple voltaç	ge 1	V <sub>RL1</sub>	I <sub>OUT</sub> = 10 mA V <sub>MODE</sub> = 0 V	_	30	_	mV [p-p]	*1
Output ripple voltaç	ge 2	V <sub>RL2</sub>	$I_{OUT} = 10 \text{ mA}$ $V_{MODE} = V_{REG}$	_	15	_	mV [p-p]	*1
Output ripple voltaç	ge 3	V <sub>RL3</sub>	$I_{OUT} = 3.5 A$ $V_{MODE} = V_{REG}$	_	10	_	mV [p-p]	*1
Load transient resp	Load transient response 1		$I_{OUT}$ = 100 mA to 3.5 A $\Delta t$ = 0.5 A / $\mu s$ $V_{MODE}$ = 0 V or $V_{REG}$	_	15	_	mV	*1
Load transient response 2		$\Delta V_{TR2}$	$\begin{split} I_{OUT} &= 3.5 \text{ A to } 100 \text{ mA} \\ \Delta t &= 0.5 \text{ A / } \mu\text{s} \\ V_{MODE} &= 0 \text{ V or } V_{REG} \end{split}$	_	20	_	mV	*1
Minimum Input and difference	Minimum Input and output voltage difference		$V_{DIFF} = V_{IN} - V_{OUT}$	_	2.5	_	V	*1

Note: \*1 : Typical design value




 $C_O = 22~\mu\text{F} \times 3,~V_{OUT}~Setting = 1.0~V,~V_{IN} = AV_{IN} = PV_{IN} = 12~V,~Switching~Frequency~= 600~kHz~V_{MODE} = V_{REG}~(FCCM),~T_a = 25~^{\circ}C~\pm 2~^{\circ}C~unless~otherwise~noted.$ 

Parameter	Symbol	Condition		Limits		Unit	Note
raiametei	Symbol	Symbol		Тур	Max	Offic	Note
Protection							
DC-DC Over Current Protection Limit 1	ILMT1	OCPCNT=OPEN	_	9.0	_	A	*1
DC-DC Over Current Protection Limit 2	Іьмт2	OCPCNT=220 kΩ	_	7.0	_	А	*1
DC-DC Over Current Protection Limit 3	Іьмтз	OCPCNT=100 kΩ	_	4.7	_	А	*1
Thermal Shut Down (TSD) Threshold	T <sub>TSDTH</sub>	_	_	130	_	°C	*1
Thermal Shut Down (TSD) Hysteresis	T <sub>TSDHYS</sub>	_	_	30	_	°C	*1
Soft-Start Timing							
SS Charge Current	Isschg	V <sub>SS</sub> = 0.3 V	1	2	4	μΑ	_
SS Discharge Resistance (Shut-down)	Rssdis	V <sub>EN</sub> = 0 V	_	5	10	kΩ	_
Switching Frequency Adjustment							
DC-DC Switching Frequency 1 F		I <sub>OUT</sub> = 4 A, V <sub>FSEL</sub> = 0 V	_	400	_	kHz	*1
DC-DC Switching Frequency 2	C-DC Switching Frequency 2 Fsw2		_	600	_	kHz	*1
DC-DC Switching Frequency 3	Fsw <sub>3</sub>	I <sub>OUT</sub> = 4 A, V <sub>FSEL</sub> = V <sub>REG</sub>	_	800	_	kHz	*1

Note: \*1 : Typical design value

#### **PIN CONFIGURATION**

**Bottom View** 



#### **PIN FUNCTIONS**

Pin No.	Pin name	Туре	Description
1			
2			
3			
48			
49			
50			
51	VOUT	Output	Output voltage pin
52			
53			
54			
55			
56			
57			

Note: Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.

## **PIN FUNCTIONS (Continued)**

Pin No.	Pin name	Type	Description			
4						
5			Outside de la Dessay MOOFFT			
6	PGND	Ground	Ground pin for Power MOSFET  * Pin No. 47 : recommended settings – no connection			
7			1 III No. 47 . Tecommended settings The confidencial			
47						
8						
9						
10						
11						
12		Power	Power supply pin for Power MOSFET			
13	PVIN	supply	Recommended rise time ( time to reach 90 % of set value ) setting is			
14		Сарріу	greater than or equal to 10 μs and less than or equal to 1 s.			
15						
16						
17						
18						
19						
20				Dower MOSEET output nin		
21					Power MOSFET output pin  An inductor is connected and switching operation is carried out	
22	LX	Output	between V <sub>IN</sub> and GND.			
23			* Pin No. 19 to 25 : recommended settings – no connection			
24						
25						
26	LX_S	Output	Power MOSFET output sense pin  * Pin No. 26 to 27 : recommended settings – no connection			
27			-			
28			High side Power MOSFET gate driver pin  Bootstrap operation is carried out in order to drive the gate voltage of High			
29	BST	Output	side Power MOSFET.			
30			* Pin No. 28 to 30 : recommended settings – no connection			
31	NC	-	Non Connection pin			
32						
39	AGND	Ground	Ground pin			
45						
33	AVIN	Power supply	Power supply pin Recommended rise time ( time to reach 90 % of set value ) setting is greater than or equal to 10 µs and less than or equal to 1 s.			
34	EN	Input	ON / OFF control pin DC-DC is stopped at Low level input, and it is started at High level input.			

Note: Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.




## **PIN FUNCTIONS (Continued)**

Pin No.	Pin name	Туре	Description
35	FSEL	Input	Frequency select pin This is set to 400 kHz at Low level input, 800 kHz at High level input, and 600 kHz at open.
36	MODE	Input	Skip (discontinuous) mode / FCCM (Forced Continuous Conduction Mode) select pin Skip mode is set at Low level input, FCCM is set at High level input.
37	PRTCNT	Input	Protection Control Set pin for Latch mode / Auto recovery mode during OVD / SCP operations
38	VREG	Output	LDO output pin This is Output pin of Power supply (LDO) for internal control circuit.
40	OCPCNT	Input	Programmable over-current protection. Connected resistor on this pin will adjust the over-current protection threshold.
41	PGOOD	Output	Power good open drain pin A pull up resistor between PGOOD and V <sub>REG</sub> terminal is necessary. Output is low during Over or Under Voltage Detection conditions.
42	SS	Output	Soft start capacitor connect pin The output voltage at a start up is smoothly controlled by adjusting Soft Start time. Please connect capacitor between SS and GND.
43	VFB	Input	Comparator negative input pin / 1.0 V, 3.3 V output voltage select pin VFB terminal voltage is regulated to REF output (internal reference voltage). Since VFB is a high impedance terminal, it should not be routed near other noisy path (LX, BST, etc.)
			Routing path should be kept as short as possible.
46	VOUTM	Input	Output voltage sense pin Switching frequency is controlled by monitoring output voltage. This pin is also used as Feedback pin during internal feedback function.
58	VOUT	Output	Voltage output pin for heat radiation
59	PGND	Ground	Ground pin of Power MOSFET for heat radiation
60	PVIN	Power supply	Power supply pin for heat radiation
61	LX	Output	Power MOSFET output pin for heat radiation
62	AGND	Ground	Ground pin for heat radiation

Note: Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.



#### **FUNCTIONAL BLOCK DIAGRAM**



Note: This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.

#### **OPERATION**

#### 1. Protection

## (1) Output Over-Current Protection (OCP) function And Short-Circuit Protection (SCP) function

1) The Over Current Protection is activated at about 9 A (Typ.) when OCPCNT pin is set to open. This device uses pulse – by – pulse valley current protection method. When the low side MOSFET is turned on, the voltage across the drain and source is monitored which is proportional to the inductor current. The high side MOSFET is only allowed to turn on when the current flowing in the low side MOSFET falls below the OCP level. Hence, during the OCP, the output voltage continues to drop at the specified current.




Figure : OCP and SCP Operation Note:  $PRTCNT = V_{REG}$  ( SCP latch off mode )

2) The Over Current Protection threshold level can be programmed by connecting a pull down resistor at OCPCNT pin. The value of the resistor connected between OCPCNT pin and ground will determine the OCP threshold level.

Note: The OCP level is fixed to around 0.7 A when OCPCNT pin is connected to Ground.

OCP level ( typ )	OCPCNT resistor	
9 A	OPEN ( more than $1M\Omega$ )	
7 A	220 kΩ	
4.7 A	100 kΩ	

Table: OCP threshold level

The accuracy of OCP level is around  $\pm\,20$  % of the typical value in the above table.

OCP level with resistor at OCPCNT pin (  $R_{\rm OCP}$  ) can be calculated by the following approximate equation.

$$OCP level[A] = 9 - \frac{435}{R_{OCP}[k\Omega]}$$

Note:  $R_{OCP}$  is recommended to be more than 100 k $\Omega$ .

3) The Short-Circuit Protection function is implemented when the output voltage decreases and the VFB pin reaches to about 60 % of the set voltage of 0.6 V. If the VFB voltage stays below 70 % of 0.6 V for more than 250 µs after SCP triggers, both high side and low side MOSFET will be turned off and the output will be discharged by internal MOS transistor.

(The above operation after SCP triggered is at latch off mode. The details are described in the next page)

#### (2) Output Over Voltage Detection

If the VFB pin voltage exceeds 115 % of a predetermined value (0.6 V) and lasts more than 10ns, overvoltage detection will be triggered and PGOOD pin will be pulled down. Furthermore, in an overvoltage condition, high side and low side MOSFETs are turned off to stop PWM operation. If the VFB pin voltage drops below 110 % of the predetermined value (0.6 V) within 2 ms after overvoltage detection triggers, PGOOD pin will be pulled up again and PWM operation will resume. Otherwise, IC is transferred to latch off state and the output will be discharged by internal MOS transistor. (The above operation after OVD triggered is at latch off mode. The details are described in the next page)




Figure: OVD Operation

Note:  $PRTCNT = V_{REG}$  ( OVD latch off mode )

#### (3) Output discharging function

When EN is low, the output is discharged by an internal MOSFET transistor.

When EN is high, if the controller is turned off either by Under Voltage Lock Out (UVLO), Over Voltage Detection (OVD) or Short Circuit Protection (SCP), the output is discharged by an internal MOSFET transistor. The ON-resistance of the internal MOSFET transistor is about 35  $\Omega.$ 



#### 1. Protection (Continued)

#### (4) Protection control (PRTCNT) function

The IC turn-off operation after Over Voltage Detection and Short Circuit Protection can be programmed by PRTCNT pin voltage. Changing the input level of PRTCNT will select Latch off and Auto recovery mode for OVD and SCP operations. The following table and figures represents detailed explanation of this function.

After latch off detection, power reset or EN pin reset is necessary to activate the device again.

PRTCNT	OVD operation SCP operation		
L	Auto recovery		
OPEN	Latch off	Auto recovery	
$V_{REG}$	Latch off		

Table: PRTCNT pin threshold level and protection mode




Figure : OVD Operation1 PRTCNT = L : Auto recovery case





Figure: OVD Operation2

PRTCNT = OPEN / V<sub>REG</sub> : Latch off case



Note: SS = Soft start time

Figure: SCP Operation1

PRTCNT = L / OPEN : Auto recovery case




Figure: SCP Operation2

 $PRTCNT = V_{REG}$ : Latch off case



#### 1. Protection (Continued)

#### (5) Output Under Voltage Detection (UVD)

During normal operation, if output voltage drops and VFB pin voltage reaches 85 % of its set value (0.6 V), the internal MOSFET connected to PGOOD pin, will turn on and the voltage of PGOOD will be set to low. If the output voltage returns to 90 % of its set value (0.6 V) prior to triggering short-circuit-protection, the MOSFET connected to PGOOD pin will turn off and PGOOD voltage will become high again after 1 ms delay.




Figure: UVD Operation

#### (6) Thermal Shut Down (TSD)

When the IC internal temperature becomes more than about 130 °C, TSD operates and DC-DC turns off.

#### 2. Pin Setting

#### (1) Operating MODE Setting

The IC can operate at two different modes : Skip (discontinuous) mode and Forced Continuous Conduction Mode (FCCM).

In Skip mode, the IC is working under pulse skipping mechanism to improve efficiency at light load condition. In FCCM, the IC is working at fixed frequency to avoid EMI issues.

The operating mode can be set by MODE pin as follows.

MODE pin	Mode		
L	Skip mode		
$V_{REG}$	FCCM		

#### (2) Switching Frequency Setting

The IC can operate at three different frequencies : 400 kHz, 600kHz and 800 kHz.

The Switching Frequency can be set by FSEL pin as indicated in the table below.

FSEL pin	Frequency [kHz]		
L	400		
OPEN	600		
$V_{REG}$	800		

Inductor current amplitude is calculated by the following equation;

Inductor Current Amplitude[A] = 
$$\frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}} \times \frac{1000}{F_{out}[kHz]}$$

At  $V_{\rm IN}$  = 12 V, the recommended settings for the switching frequency, depending on  $V_{\rm OUT}$  is as follows :


 $V_{OUT} = 1.0V : 400, 600, 800 \text{ kHz}$   $V_{OUT} = 1.8V : 400, 600, 800 \text{ kHz}$   $V_{OUT} = 3.3V : 600, 800 \text{ kHz}$  $V_{OUT} = 5.0V : 800 \text{ kHz}$ 



#### 3. Output Voltage Setting

#### (1) Output Voltage setting by external resistor

The Output Voltage can be set by external resistance of FB pin, and its calculation is as follows. Below resistors are recommended for following popular output voltage



V <sub>OUT</sub> [V]	R <sub>FB1</sub> [Ω]	R <sub>FB2</sub> [Ω]
5.0	11 k	1.5 k
3.3	4.5 k	1 k
1.8	2 k	1 k
1.2	1 k	1 k
1.0	1 k	1.5 k

VFB comparator threshold is adjusted to  $\pm$  1 %, but the actual output voltage accuracy becomes more than  $\pm$  1 % due to the influence from the circuits other than VFB comparator.

In the case of VOUT Setting = 1.0 V, the actual output voltage accuracy becomes  $\pm$  1.5 %.

(
$$V_{IN} = 12 \text{ V}$$
,  $I_{OUT} = 3.5 \text{ A}$ ,  $Fsw = 600 \text{ kHz}$ ,  $FCCM$ ).

#### (2) Built-in Feed Back Resistors for 1.0 V / 3.3 V

NN31001A has built-in feedback resistors for 1.0 V and 3.3 V output voltage.

When the UVLO delay (internal) signal changes from Low to High (UVLO release), depending on the state of FB pin, the output voltage can be configured as follows:

Table : Output voltage setting

VFB voltage [V]	Output voltage [V]	
$V_{REG}$	3.3 V	
OPEN	1.0 V	
Resistor divider	Adjustable between	
Resistor divider	0.6 V and 5.5 V	




Figure: Timing chart of output voltage setting



#### 4. Soft Start Setting

Soft Start function maintains the smooth control of the output voltage during start up by adjusting soft start time. When the EN pin becomes High, the current (2  $\mu$ A) begin to charge toward the external capacitor (Css) of SS pin, and the voltage of SS pin increases straightly. Because the voltage of VFB pin is controlled by the voltage of SS pin during start up, the voltage of VFB increase straightly to the regulation voltage (0.6 V) together with the voltage of SS pin and keep the regulation voltage after that. On the other hand, the voltage of SS pin increase to about 2.8 V and keep the voltage. The calculation of Soft Start Time is as follows.

Soft Start Time(s) = 
$$\frac{0.6}{2\mu} \times Css$$

When Css is set at 4.7nF, soft-start time is Approximately 1.5ms in 1.0V setting.




Figure: Soft Start Operation

#### **OPERATION (Continued)**

#### 5. Start Up / Shut Down Settings

The Start up / Shut down is enabled by the EN pin. The EN pin can be set by either applying voltage from an external voltage source or through a resistor connected to the AVIN pin.

Case 1: Setting up the EN pin using an external voltage source. When an external voltage source is used, the EN pin input voltage  $(V_{\text{ENH}},\,V_{\text{ENL}})$  should satisfy the conditions as defined in the electrical characteristics.




Figure: Internal circuit with EN pin

Case 2: Setting up the EN pin through a resistor connected to AVIN pin. When setting up the EN pin through a resistor connected to the AVIN pin, refer to the following equation to calculate the optimal resistor settings.

#### [Equation]

$$\frac{\text{AV}_{\text{IN}} - \text{V}_{\text{dMIN}}}{\text{Id}} \ < R_{\text{EN1}} < \ \frac{(\text{AV}_{\text{IN}} - \text{V}_{\text{ENH}}) \times R_{\text{EN2MIN}}}{\text{V}_{\text{ENH}}}$$

 $R_{EN1}$   $AV_{IN}$ : pull up resistor of EN pin

: input voltage


: minimum internal zener diode voltage  $V_{dMIN}$ 

: internal zener diode current (100 µA) : EN pin high level input voltage

(1.5 V to 5 V)

 $R_{EN2MIN}$ : minimum pull down resistor ( 250 k $\Omega$  )

[Example ( 
$$AV_{IN}$$
 = 12 V,  $V_{ENH}$  = 5 V )]   
  $66 \text{ k}\Omega \ < R_{EN1} < \ 350 \text{ k}\Omega$ 



Id: less than 100 µA

Figure: Internal circuit with EN pin




#### **TYPICAL CHARACTERISTICS CURVES**


#### 1. Output Ripple Voltage

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)


 $I_{OUT} = 0 A$ 




 $I_{OUT} = 0.1 A$ 



I<sub>OUT</sub> = 3 A



 $I_{OUT} = 7 A$ 




TIME (1us/div)




## 1. Output Ripple Voltage (Continued)

Condition : V<sub>IN</sub> = 12 V, V<sub>OUT</sub> Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)


 $I_{OUT} = 0 A$ 






 $I_{OUT} = 0.1 A$ 

I<sub>OUT</sub> = 3 A



 $I_{OUT} = 7 A$ 




TIME (1us/div)




#### 2. Load Transient Response

Condition : V<sub>IN</sub> = 12 V, V<sub>OUT</sub> Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3), I<sub>OUT</sub> = 0.1 A to 3.5 A ( 0.5 A /  $\mu$ S )



Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3),  $I_{OUT}$  = 0.1 A to 3.5 A ( 0.5 A /  $\mu$ S )







#### TYPICAL CHARACTERISTICS CURVES

#### 3. Efficiency

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 400 / 600 / 800 kHz, FCCM / Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)




Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 3.3 V, Switching Frequency = 600 / 800 kHz, FCCM / Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)






## 4. Load Regulation

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)




Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)






## 5. Line Regulation

Condition :  $I_{OUT}$  = 2 A,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)




Condition :  $I_{OUT}$  = 2 A,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)






#### 6. Start-up

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V,  $I_{OUT}$  = 0 A, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)









#### 7. Switching Frequency

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)




Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)





## 8. Thermal Performance


Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 V,  $I_{OUT}$  = 7 A, Switching Frequency = 600 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3)





## 9. Derating Curve

Condition :  $V_{IN}$  = 12 V,  $V_{OUT}$  Setting = 1.0 / 3.3 / 5.0 V, Switching Frequency = 600 / 800 kHz, FCCM,  $C_O$  = 66  $\mu$ F (22  $\mu$ F x 3), Air flow = 0 LFM






#### **APPLICATIONS INFORMATION**

#### 1. Evaluation Board Information

Condition :  $V_{OUT}$  Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM



C-PVIN1

C-PVIN2

CAVIN1

CAVIN2

VREG

GND

Figure Application circuit

Figure Layout




Figure Top Layer with silk screen (Top View) with Evaluation board




Figure Bottom Layer with silk screen (Bottom View) with Evaluation board

Note: The application circuit diagram and layout diagram explained in this section, should be used as reference examples. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit and the information attached with it, in the design of the equipment.

#### **APPLICATIONS INFORMATION (Continued)**

#### 2. Layout Recommendations

Board layout considerations are needed for stable operation of the DC-DC regulator. It is recommended to follow the below notes of caution when designing the board layout.

- (a) The Input capacitor C<sub>IN</sub> is recommended to be placed in such a way that the loop (1) in the right figure becomes minimum in order to suppress the switching noise.
- (b) A single point ground connection (2) is recommended for the connection of PGND and AGND to improve operation stability.
- (c) Output current line I<sub>OUT</sub> and the output sense line VOUTM is recommended to have small common impedance to reduce output load variations. Output sense line VOUTM must be close to the output capacitor C<sub>O</sub> as indicated by (3) in the right figure.
- (d) Power Loss and output ripple voltage can be reduced by placing the output capacitor  $C_{\rm O}$  so that the parasitic inductance and the impedance of loop (4) in the right figure becomes minimum. This is achieved by reducing the distance between output capacitor  $C_{\rm O}$  and (2) / (3).
- (e) Thick lines in the right figure represent lines with large current flow. These lines should be designed as thick as possible.
- (f) VFB / SS / VREG lines should be placed far away from LX, BST pins to reduce the influence of switching noise. These lines should be designed as short as possible. This is especially true for the VFB line, which is a high impedance line.
- (g)  $R_{FB1}$  /  $R_{FB2}$  should also be placed as far away as possible from LX, BST pins to minimize the influence of switching noise.  $R_{FB1}$  /  $R_{FB2}$  should be placed close to the VFB pin.




Figure: Application circuit diagram

Note: The application circuit diagram and layout diagram explained in this section, should be used as reference examples. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit and the information attached with it, in the design of the equipment.



## **APPLICATIONS INFORMATION (Continued)**

## 3. Recommended Components


Reference Designator	QTY	Value	Manufacturer	Part Number	Note
C-PVIN1 C-PVIN2	2	10 μF	TAIYO YUDEN	UMK325AB7106MM-T	_
C-DCDCOUT1 C-DCDCOUT2 C-DCDCOUT3	3	22 µF	Murata	GRM32ER71E226KE15L	_
C-SS	1	4.7 nF	Murata	GRM188R71H472KA01	_
R-FB1	1	0 Ω	Panasonic	ERJ3GEY0R00V	_
R-FB2	1	1 kΩ	Panasonic	ERJ3EKF1001V	_
R-RB3	1	1.5 kΩ	Panasonic	ERJ3EKF1501V	_
R-FB4	1	0 Ω	Panasonic	ERJ3GEY0R00V	_
R-PG	1	100 kΩ	Panasonic	ERJ3EKF1003V	_

Note : The above feedback resistor setting is for  $V_{OUT} = 1 \text{ V}$ .


#### **PACKAGE INFORMATION**


#### **Outline Drawing**


Package Code: HQFN057-A-075085



Unit: mm







Body Material: Br/Sb Free Epoxy Resin

Lead Material: Cu Alloy

Lead Finish Method: Sn-Bi Plating



### NN31001A

#### IMPORTANT NOTICE

- 1. When using the IC for new models, verify the safety including the long-term reliability for each product.
- 2. When the application system is designed by using this IC, please confirm the notes in this book. Please read the notes to descriptions and the usage notes in the book.
- 3. This IC is intended to be used for general electronic equipment.

Consult our sales staff in advance for information on the following applications: Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this IC may directly jeopardize life or harm the human body. Any applications other than the standard applications intended.

- (1) Space appliance (such as artificial satellite, and rocket)
- (2) Traffic control equipment (such as for automotive, airplane, train, and ship)
- (3) Medical equipment for life support
- (4) Submarine transponder
- (5) Control equipment for power plant
- (6) Disaster prevention and security device
- (7) Weapon
- (8) Others: Applications of which reliability equivalent to (1) to (7) is required

Our company shall not be held responsible for any damage incurred as a result of or in connection with the IC being used for any special application, unless our company agrees to the use of such special application.

However, for the IC which we designate as products for automotive use, it is possible to be used for automotive.

- 4. This IC is neither designed nor intended for use in automotive applications or environments unless the IC is designated by our company to be used in automotive applications.
  - Our company shall not be held responsible for any damage incurred by customers or any third party as a result of or in connection with the IC being used in automotive application, unless our company agrees to such application in this book.
- 5. Please use this IC in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Our company shall not be held responsible for any damage incurred as a result of our IC being used by our customers, not complying with the applicable laws and regulations.
- Pay attention to the direction of the IC. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might be damaged.
- 7. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 8. Perform visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as solder-bridge between the pins of the IC. Also, perform full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the IC during transportation.
- 9. Take notice in the use of this IC that it might be damaged when an abnormal state occurs such as output pin-VCC short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short). Safety measures such as installation of fuses are recommended because the extent of the above-mentioned damage will depend on the current capability of the power supply.
- 10. The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.
  - Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to VCC short (Power supply fault), or output pin to GND short (Ground fault), the IC might be damaged before the thermal protection circuit could operate.
- 11. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the IC might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
- 12. Product which has specified ASO (Area of Safe Operation) should be operated in ASO
- 13. Verify the risks which might be caused by the malfunctions of external components.
- 14. Connect the metallic plates (fins) on the back side of the IC with their respective potentials (AGND, PVIN, LX, VOUT, PGND). The thermal resistance and the electrical characteristics are guaranteed only when the metallic plates (fins) are connected with their respective potentials.