



## Lead Free Package and Finish

## **Applications:**

- Switch Mode Power Supply(SMPS)
- Uninterruptible Power Supply(UPS)
- Power Factor Correction (PFC)


lD	Rds(ON)(Typ)	VDSS
4A	2Ω	650V

#### Features:

- · Fast switching speed
- 100% avalanche tested
- · Improved dv/dt capability

## Ordering Information

Part Number	Package	Marking
RS4N65L	TO-262	RS4N65L



Not to Scale

## Absolute Maximun Ratings Tc=25 unless otherwise specified

Symbol	Parameter	RS4N65L	Units
VDSS	Drain-to-Source Voltage	650	V
ID	Continuous Drain Current	4	A
IDM	Pulsed Drain Current (Note*1)	16	
PD	Power Dissipation	156	W
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=10mH VDD=50V RG=25Ω TJ=25	80	mJ
IAS	Avalanche Current (Note*1)	4	А
Ear	Repetitive Avalanche Energy (Note*1)	0.32	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

<sup>\*</sup> Drain Current Limited by Maximum Junction Temperature

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

## Thermal Resistance

Symbol	Parameter	RS4N65L	Units	Test Conditions
RθJC	Junction-to-Case	0.8	1	Drain lead soldered to water cooled heatsink, PD adjusted for a peak junction temperature of +150
RθJA	Junction-to-Ambient	62.5		1 cubic foot chamber, free air.



# OFF Characteristics TJ=250 unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650		-	V	Vgs=0V,ID=250µA
IDSS	Drain-to-Source Leakage Current			1.0	μA	VDS=650V,VGS=0V
loco	Gate-to-Source Forward Leakage			100	n 1	Vgs=30V ,Vps=0V
IGSS	Gate-to-Source Reverse Leakage			- 100	nA	VGS=-30V ,VDS=0V

## ON Characteristics TJ=250 unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
RDS(on)	Static Drain-to-Source On-Resistance (Note*2)		2	2.4	Ω	Vgs=10V,ID=2A
Vgs(TH)	Gate Threshold Voltage	3.0		4.0	V	VGS=VDS,ID=250µA

# Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		36			
trise	Rise Time		13		nS	VDS=325V
td(OFF)	Turn-OFF Delay Time		80		113	ID=4A RG=25Ω
tfall	Fall Time		24			110-2012

# Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		543			Vgs=0V
Coss	Output Capacitance		53		pF	Vps=25V
Crss	Reverse Transfer Capacitance		4.5			f=1.0MHz
Qg	Total Gate Charge		15			Vps=520V
Qgs	Gate-to-Source Charge		3		nC	ID=4A
Qgd	Gate-to-Drain("Miller") Charge		7			VGS=10V

Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2022 Page 2 of 9




## Source-Drain Diode Characteristics


Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			4	Α	Integral pn-diode
Ism	Maximum Pulsed Current		-	16	Α	in MOSFET
VsD	Diode Forward Voltage			1.4	V	Is=2A,VGS=0V
trr	Reverse Recovery Time		550		nS	Vgs=0V
Qrr	Reverse Recovery Charge		1.38		μC	Is=2A,di/dt=100A/μs

#### Notes:

- \*1. Repetitive rating; pulse width limited by maximum junction temperature.
- \*2. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%

## **Typical Feature curve**





Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2022 Page 3 of 9



Figure 3. Drain Current vs. Temperature




Figure 4.  $BV_{DSS}$  Variation vs. Temperature




Figure 5. Transfer Characteristics





Figure 6. On-Resistance vs. Temperature



T<sub>.l</sub>, Junction Temperature (°C)

Copyright Reasunos http://www.reasunos.com REV:A0 AUG.2022 Page 4 of 9

P<sub>D</sub>, Power Dissipation (w)







Figure 9. Transient Thermal Impedance



# **Test Circuits and Waveforms**




Figure 12.
Gate Charge Test Circuit

Figure 13.
Gate Charge Waveform




Figure14.
Resistive Switching Test Circuit





Figure 15.
Resistive Switching Waveforms


## **Test Circuits and Waveforms**




 $di/dt = 100A/\mu A$   $\downarrow \qquad \qquad \downarrow \qquad$ 

Figure 16. Diode Reverse Recovery
Test Circuit

Figure 17. Diode Reverse Recovery Waveform









$$\Xi_{AS} = \frac{|AS^2L|}{2}$$

Figure 19. Unclamped Inductive Switching Waveforms

# Package outline drawing

Unit:mm





Dim.	Min.	Max.		
Α	4.30	4.55		
A1	2.4	2.6		
В	0.75	0.85		
B1	1.2	1.4		
С	0.35	0.42		
C1	1.25	1.35		
D	8.5	9.5		
E	10.15	10.35		
Н	23	25		
L	13	14		
L1	2.8	3.5		
L2	1.2	1.5		
All Dimensions in millimeter				



#### Disclaimers:

Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability,function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of orderacknowledgement.

Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights,nor the rights of others.Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration.Reproduction of this information with any alteration is an unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

#### **Life Support Policy:**

Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Reasunos Semiconductor Technology CO.,LTD.

#### As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a.are intended for surgical implant into the human body,
  - b.support or sustain life,
  - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling,can be reasonably expected to result in significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

REV: AO AUG. 2022