#### Description

is a family of a high performance Primary Side Regulation (PSR) power switch with high precision CV/CC control ideal for charger applications. In CV mode, U6217 adopts Multi Mode Control which uses the hybrid of AM (Amplitude Modulation) mode and (Frequency Modulation) FM mode to improve system efficiency and reliability. In CC mode, the IC uses PFM control with line and load CC compensation. The IC can achieve audio noise free operation and optimized dynamic response. The built-in Cable Drop Compensation (CDC) function can provide excellent CV performance. U6217 integrates functions and protections of Under Voltage Lockout (UVLO), VDD over Voltage Protection (VDD OVP), Cycle-by-cycle Current Limiting (OCP), Short Load Protection (SLP), and VDD Clamping. U6217 is available in SOP8.

### Applications

- Battery Chargers for Cellular Phones
- · AC/DC Power Adapter
- LED Drivers
- Recommended Output Power 176VAC-265VAC: 18W 85VAC-265VAC: 15W

#### ■ Features


- Integrated with 650V MOSFET
- Multi Mode PSR Control
- Audio Noise Free Operation for PSR
- Optimized Dynamic Response for PSR
- Low Standby Power <70mW</li>
- $\pm$ 4% CC and CV Regulation
- Programmable Cable Drop Compensation: (CDC) in PSR CV Mode
- Built-in AC Line & Load CC Compensation
- Build in Protections:

Short Load Protection (SLP)
On-Chip Thermal Shutdown (OTP)
Cycle-by-Cycle Current Limiting
Leading Edge Blanking (LEB)

Pin Floating Protection

- VDD OVP & Clamp
- Package: SOP-8

### Package Information






## **■** Pin Configuration


Pin Number	Pin Name	Function			
1	VDD	Power Supply Pin of the Chip.			
2	GND	The Ground of the IC.			
3	FB	System feedback pin which regulates both the output voltage in CV mode and output current in CC mode based on the flyback voltage of the auxiliary winding.			
4	CS	Current Sense Input Pin.			
5、6、7、8	DRAIN	The Power MOSFET Drain.			

## ■ Typical Application Circuit





### ■ Block Diagram





## ■ Absolute Maximum Ratings (Note 1)

Parameter	Value	Unit
VDD DC Supply Voltage	34.5	V
VDD DC Clamp Current	10	mA
Drain pin	-0.3 to 650	V
FB voltage range	-0.7 to 7	V
CS voltage range	-0.3 to 7	V
Package Thermal Resistance (SOP-8)	85	°C/W
Maximum Junction Temperature	150	°C
Operating Temperature Range	-40 to 85	°C
Storage Temperature Range	-65 to 150	°C
Lead Temperature (Soldering, 10sec.)	260	°C
ESD Capability, HBM (Human Body Model)	3	kV
ESD Capability, MM (Machine Model)	250	V

## ■ Recommended Operation Conditions (Note 2)

Parameter		Value	Unit
Supply Voltage, VDD		11 to 27	V
Operating Ambient Temperature		-40 to 85	°C
Maximum Switching Frequency @ Full Loading &	70	kHz	
Minimum Switching Frequency @ Full Loading & F	lyback PSR Mode	35	kHz

### ■ Electrical Characteristics (TA = 25°C, VDD=18V, if not otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage Section(VDD Pin)						
Start-up current into VDD pin	I <sub>VDD_ST</sub>			2	20	uA
Operation Current	$V_{DD\_OP}$	VFB=3V, VDD=20V		1	1.5	mA
Standby Current	VDD_ standby			0.5	1	mA
VDD Under Voltage Lockout Exit	$V_{DD\_ON}$		15	16.3	17.5	V
VDD Under Voltage Lockout Enter	$V_{DD\_OFF}$		8	9	10	V
VDD OVP Threshold	$V_{DD\_OVP}$		28	30	32	V
VDD Zener Clamp Voltage	$V_{DD\_Clamp}$	I(VDD ) = 7 mA	32.5	34.5	36.5	V
Control Function Section (FB Pin)						
Internal Error Amplifier (EA) Reference	V		1.97	2.0	2.03	V
Input	$V_{FB\_REF}$		1.97	2.0	2.03	V
Short Load Protection (SLP) Threshold	$V_{FB\_SLP}$			0.7		V
Short Load Protection (SLP) Debounce	T <sub>FB_SHORT</sub>			10		ms





# **U6217**

### MUlti-Mode Primary Side Regulation (PSR) CV/CC Power Switch


Time						
Demagnetization Comparator Threshold	$V_{FB\_DEM}$			25		mV
Minimum OFF time	T <sub>Off_min</sub>	(Note 3)		2		us
Maximum OFF time	T <sub>Off_max</sub>	(Note 3)		5		ms
Maximum Cable Drop compensation	1			63		uA
current	ICable_max			03		uA
Current Sense Input Section (CS Pin)						
CS Input Leading Edge Blanking Time	TLEB			500		ns
Current limiting threshold	V <sub>cs(max)</sub>		490	500	510	mV
Over Current Detection and Control Delay	T <sub>D_OCP</sub>			100		ns
Over Temperature Protection						
Thermal Shutdown	Tsp	(Note 3)		165		° C
Thermal Recovery	Trc	(Note 3)		135		° C
Power MOSFET Section (Drain Pin)						
Power MOSFET Drain Source Breakdown Voltage	V <sub>BR</sub>	ID=250μA	650			V
Static Drain-Source On Resistance	Ron	VGS=10V,ID=2.0A			2.6	ohm


#### Note:


- Stresses listed as the above "Maximum Ratings" may cause permanent damage to the
  device. These are for stress ratings. Functional operation of the device at these or any other
  conditions beyond those indicated in the operational sections of the specifications is not
  implied. Exposure to maximum rating conditions for extended periods may remain possibility to
  affect device reliability.
- 2. The device is not guaranteed to function outside its operating conditions.
- 3. Guaranteed by the Design.





### **■** Characterization Plots
















### **■** Peration Description

U6217 is a family of multi mode, highly integrated DCM (Discontinuous Conduction Mode) Primary Side Regulation (PSR) power switch. The built-in high precision CV/CC control with high level protection features makes it suitable for offline small power converter applications.

#### System Start-Up Operation

Before the IC starts to work, it consumes only startup current (typically 2uA) which allows a large value startup resistor to be used to minimize the power loss and the current flowing through the startup resistor charges the VDD hold-up capacitor from the high voltage DC bus. When VDD reaches UVLO turn-on voltage of 16.3V (typical), U6217 begins switching and the IC operation current is increased to be 1mA (typical). The hold-up capacitor continues to supply VDD before the auxiliary winding of the transformer takes the control of VDD voltage.




Fig.1

Once U6217 enters very low frequency FM (Frequency Modulation) mode, the operating current is reduced to be 0.5mA typically, which helps to reduce the standby power loss.


#### PSR Constant Voltage Modulation (PSR-CVM)

In primary side control, the output voltage is sensed on the auxiliary winding during the transfer of transformer energy to the secondary. Fig.2 illustrates the CV sampling signal timing waveform in U6217 . As shown in Fig.2, it is clear that there is a down slope representing a decreasing total rectifier Vf and its voltage drop as the secondary current decreases to zero. To achieve an accurate representation of the secondary output voltage on the auxiliary winding, the CV sampling signal blocks the leakage inductance reset and ringing. When the CV sampling process is over, the internal sample/hold (S&H) circuit captures the error signal and amplifies it through the internal Error Amplifier (EA). The output of EA is sent to the PSR Constant Voltage Modulator (PSR-CVM) for CV control. The internal reference voltage for EA is trimmed to 2V with high accuracy.

During the CV sampling process, an internal variable current source is flowing to FB pin for Cable Drop Compensation (CDC). Thus, there is a step at FB pin in the transformer demagnetization process, as shown in Fig.2. Fig.2 also illustrates the equation for "demagnetization plateau", where Vo and VF is the output voltage and diode forward voltage; R1 and R2 is the resistor divider connected from the auxiliary winding to FB Pin, Ns and Na are secondary winding and auxiliary winding respectively.

When system enters over load condition, the output voltage falls down and the FB sampled voltage should be lower than 2V internal reference which makes system enter CC Mode automatically.






**U6217** 

### PSR Constant Current Modulation (PSR-CCM)

Timing information at the FB pin and current information at the CS pin allow accurate regulation of the secondary average current. The control law dictates that as power is increased in CV regulation and approaching CC regulation the primary peak current is at Ipp(max), as shown in Fig.3.



Referring to Fig.3 above, the primary peak current,

transformer turns ratio, secondary demagnetization time (Tdem), and switching period determines the secondary average output current lout. Ignoring leakage inductance effects, the equation for average output current is shown in Fig.3. When the average output current lout reaches the regulation reference in the PSR Constant Current Modulator (PSR-CCM) block, the IC operates in pulse frequency modulation (PFM) mode to control the output current at any output voltage at or below the voltage regulation target as long as the auxiliary winding can keep VDD above the UVLO turn-off threshold.

In U6217 , the ratio between Tdem and Tsw in CC mode is 1/2. Therefore, the average output current can be expressed as:

$$I_{PSR\_CC\_OUT}(mA) \cong \frac{1}{4} \times N \times \frac{500 \text{mV}}{Rcs(\Omega)}$$

In the equation above,

N----The turn ratio of primary side winding to secondary side winding.


Rcs--- the sensing resistor connected between the power MOSFET source to GND.



#### Multi Mode Control in CV Mode

To meet the tight requirement of averaged system efficiency and no load power consumption, a hybrid of frequency modulation (FM) and amplitude modulation (AM) is adopted in U6217 which is shown in the Fig 4.

Around the full load, the system operates in FM mode. When normal to light load conditions, the IC operates in FM+AM mode to achieve excellent regulation and high efficiency. When the system is near zero loading, the IC operates in FM again for standby power reduction. In this way, the no-load consumption can be less than 70mW.



 Programmable Cable Drop Compensation (CDC) in CV Mode


In smart phone charger application, the battery is always connected to the adapter with a cable wire which can cause several percentages of voltage drop on the actual battery voltage. In U6217, an offset voltage is generated at FB pin by an internal current source (modulated by CDC block, as shown in Fig.5) flowing into the resistor divider. The current is proportional to the switching period, thus, it is inversely proportional to the output power Pout. Therefore, the drop due the cable loss can be compensated. As the load decreases from full loading to zero loading, the offset voltage at FB pin will increase. By adjusting the resistance of R1 and R2 (as shown in Fig.), the cable loss compensation can be programmed. The percentage of maximum

compensation is given by

$$\frac{\Delta V(\text{cable})}{\text{Vout}} \approx \frac{\text{Icable\_max} \times (\text{R1//R2})}{\text{V}_{\text{FB\_REF}}} \times 100\%$$

For example, R1=3K  $\Omega$  , R2=18K  $\Omega$  , The percentage of maximum compensation is given by:

$$\frac{\Delta V(\text{cable})}{\text{Vout}} = \frac{63 \text{uA} \times (3 \text{K} / / 18 \text{K})}{2 \text{V}} \times 100\% = 8.1\%$$



#### Optimized Dynamic Response for PSR

In U6217, the dynamic response performance is optimized to meet USB charge requirements.

#### Audio Noise Free Operation for PSR

As mentioned above, the multi-mode CV control with a hybrid of FM and AM provides frequency modulation. An internal current source flowing to CS pin realizes CS peak voltage modulation. In U6217 the optimized combination of frequency



modulation and CS peak voltage modulation algorithm can provide audio noise free operation from full loading to zero loading.

#### Short Load Protection (SLP)

In U6217, the output is sa mpled on FB pin and then compared with a threshold of UVP (0.7V typically) after an internal blanking time (10ms typical).

In U6217 , when sensed FB voltage is below 0.7V, the IC will enter into Short Load Protection (SLP) mode, in which the IC will enter into auto recovery protection mode.

#### VDD Over Voltage Protection (OVP) and Zener Clamp

When VDD voltage is higher than 30V (typical), the IC will stop switching. This will cause VDD fall down to be lower than VDD\_OFF (typical 9V) and then

the system will restart up again. An internal 34.5V (typical) zener clamp is integrated to prevent the IC from damage.

#### On Chip Thermal Shutdown (OTP)

When the IC temperature is over 165 °C, the IC shuts down. Only when the IC temperature drops to 135 °C, IC will restart.

#### Pin Floating Protection


In U6217, if pin floating situation occurs, the IC is designed to have no damage to system.

#### Soft Totem-Pole Gate Driver

U6217 has a soft totem-pole gate driver with optimized EMI performance. An internal 16V clamp is added for power MOSFET gate protection when high VDD input.



# ■ Package Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches		
Syllibol	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.002	0.010	
A2	1.350	1.550	0.049	0.065	
b	0.330	0.510	0.012	0.020	
С	0.170	0.250	0.006	0.010	
D	4.700	5.100	0.185	0.203	
е	1.270	(BSC)	0.05(	BSC)	
E1	5.800	6.200	0.228	0.244	
E	3.800	4.000	0.15	0.157	
L	0.400	1.270	0.016	0.050	
θ	00	80	00	8°	

