

## PSMN034-100BS-VB Datasheet

## N-Channel 100-V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>(BR)DSS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)			
100	0.030 at V <sub>GS</sub> = 10 V	45			
	0.035 at V <sub>GS</sub> = 4.5 V	40			


#### **FEATURES**

- TrenchFET<sup>®</sup> Power MOSFETS
- 175 °C Junction Temperature
- Low Thermal Resistance Package









N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> T <sub>C</sub> = 25 °C, unless otherwise noted					
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	100		
Gate-Source Voltage		V <sub>GS</sub>	± 20	V	
Continuous Drain Current ( $T_1 = 175 \text{ °C}$ )	T <sub>C</sub> = 25 °C	1-	45		
Continuous Drain Current (1) = 175 C)	T <sub>C</sub> = 125 °C	– I <sub>D</sub> –	30		
Pulsed Drain Current	I <sub>DM</sub>	135	A		
Avalanche Current	I <sub>AR</sub>	35			
Repetitive Avalanche Energy <sup>a</sup>	L = 0.1 mH	E <sub>AR</sub>	61	mJ	
	T <sub>C</sub> = 25 °C	<b>D</b>	127 <sup>b</sup>	w	
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 25 °C <sup>c</sup>	P <sub>D</sub>	3.75		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 175	°C	

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Limit	Unit		
Junction-to-Ambient	(PCB Mount) <sup>c</sup>	R <sub>thJA</sub>	40	°C/W		
Junction-to-Case (Drain)		R <sub>thJC</sub>	1.4	0/10		

Notes:

a. Duty cycle  $\leq$  1 %.

b. See SOA curve for voltage derating.

c. When Mounted on 1" square PCB (FR-4 material).

\* Pb containing terminations are not RoHS compliant, exemptions may apply.

<b>SPECIFICATIONS</b> T <sub>J</sub> = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	•		•				
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{SS} = 0 V, I_D = 250 \mu A$	100			V	
Gate-Threshold Voltage	V <sub>GS(th)</sub>				3	V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V$ , $V_{GS} = \pm 20 V$			± 100	nA	
Zero Gate Voltage Drain Current		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA	
	I <sub>DSS</sub>	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125 \text{ °C}$			50		
		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 175 \text{ °C}$			250		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	75			А	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$		0.030			
	r	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 3 \text{ A}$		0.035			
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		0.050		Ω	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3 \text{ A}, \text{ T}_{J} = 175 ^{\circ}\text{C}$		0.062			
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A	10			S	
Dynamic <sup>b</sup>	•		•	•			
Input Capacitance	C <sub>iss</sub>			3100		pF	
Output Capacitance	C <sub>oss</sub>	$V_{GS}$ = 0 V, $V_{DS}$ = 25 V, f = 1 MHz		410			
Reverse Transfer Capacitance	C <sub>rss</sub>			150			
Total Gate Charge <sup>c</sup>	Qg			35	60	nC	
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		11			
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			9			
Gate Resistance	R <sub>G</sub>			1.7		Ω	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			11	20		
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD}$ = 50 V, $R_L$ = 1.25 $\Omega$		12	20	ns	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$I_D \cong$ 40 A, $V_{GEN}$ = 10 V, $R_G$ = 2.5 $\Omega$		30	45		
Fall Time <sup>c</sup>	t <sub>f</sub>			12	20		
Source-Drain Diode Ratings and Cha	aracteristics 7	<sub>C</sub> = 25 °C <sup>b</sup>	•				
Continuous Current	ا <sub>S</sub>				40	٨	
Pulsed Current	I <sub>SM</sub>				120	A	
Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>F</sub> = 30 A, V <sub>GS</sub> = 0 V		1.0	1.5	V	
Reverse Recovery Time	t <sub>rr</sub>			60	100	ns	
Peak Reverse Recovery Current	I <sub>RM(REC)</sub>	I <sub>F</sub> = 30 A, di/dt = 100 A/µs		5	8	А	
Reverse Recovery Charge	Q <sub>rr</sub>			0.15	0.4	μC	

Notes:

a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %

b. Guaranteed by design, not subject to production testing.

c. Independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

semi

www.VBsemi.com




#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



vs. Junction Temperature




#### THERMAL RATINGS





Normalized Thermal Transient Impedance, Junction-to-Case



TO-263 (D<sup>2</sup>PAK): 3-LEAD










DETAIL A (ROTATED 90°)




		INCHES		MILLIMETERS			
DIM.		MIN.	MAX.	MIN.	MAX.		
A		0.160	0.190	4.064	4.826		
	b	0.020	0.039	0.508	0.990		
	b1	0.020	0.035	0.508	0.889		
	b2	0.045	0.055	1.143	1.397		
с*	Thin lead	0.013	0.018	0.330	0.457		
C	Thick lead	0.023	0.028	0.584	0.711		
c1	Thin lead	0.013	0.017	0.330	0.431		
	Thick lead	0.023	0.027	0.584	0.685		
	c2	0.045	0.055	1.143	1.397		
	D	0.340	0.380	8.636	9.652		
D1		0.220	0.240	5.588	6.096		
D2		0.038	0.042	0.965	1.067		
D3		0.045	0.055	1.143	1.397		
D4		0.044	0.052	1.118	1.321		
	E	0.380	0.410	9.652	10.414		
	E1	0.245	-	6.223	-		
	E2	0.355	0.375	9.017	9.525		
	E3	0.072	0.078	1.829	1.981		
	е	0.100	0.100 BSC 2.54 BS		BSC		
	К	0.045	0.055	1.143	1.397		
L		0.575	0.625	14.605	15.875		
L1		0.090	0.110	2.286	2.794		
L2		0.040	0.055	1.016	1.397		
L3		0.050	0.070	1.270	1.778		
	L4	0.010 BSC		0.254 BSC			
М		-	0.002	-	0.050		
ECN: T13-0707-Rev. K, 30-Sep-13 DWG: 5843							

#### Notes

- 1. Plane B includes maximum features of heat sink tab and plastic.
- 2. No more than 25 % of L1 can fall above seating plane by max. 8 mils.
- 3. Pin-to-pin coplanarity max. 4 mils.
- 4. \*: Thin lead is for SUB, SYB.
  - Thick lead is for SUM, SYM, SQM.
- 5. Use inches as the primary measurement.



### **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)



# **Disclaimer**

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

## **Material Category Policy**

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be oHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.