


750V-8.6m Ω SiC FET

Rev. A, February 2023

DATASHEET

UJ4SC075008L8S



Part Number	Package	Marking
UJ4SC075008L8S	MO-229	UJ4SC075008



Description

The UJ4SC075008L8S is a 750V, $8.6m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 8.6mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 338nC
- Low body diode V_{FSD}: 1.1V
- Low gate charge: $Q_G = 75nC$
- + Threshold voltage $V_{G(th)}$: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- MO-229 package for faster switching, clean gate waveforms

Typical applications

- Solid state relays and circuit-breakers
- Line rectification and active-bridge rectification circuits in AC/DC front-ends
- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		750	V
Gate-source voltage	V _{GS} –	DC	-20 to +20	V
	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	Ι _D	T _C < 104°C	106	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	344	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} = 5.2A	202	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	100	V/ns
Power dissipation	P _{tot}	T _C = 25°C	600	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	TJ, T _{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	260	°C

1. Limited by bondwires

2. Pulse width t_p limited by $T_{J,max}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol Test Conditions	Test Conditions		Units		
		Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ hetaJC}}$			0.19	0.25	°C/W

QOULO

FET-Jet Calculator 💝 Buy Online 😽 Models 🖌 Contact 💠 Learn More

Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Deverseter	Suma had	Test Can ditions		11.20			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	750			V	
		V _{DS} =750V, V _{GS} =0V, T _J =25°C		4	84		
Total drain leakage current	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		μA				
Total gate leakage current	I _{GSS}	50 . ,		2	20	μA	
Drain-source on-resistance		V _{GS} =12V, I _D =70A, T _J =25°C		8.6	11.4	mΩ	
	R _{DS(on)}	V _{GS} =12V, I _D =70A, T _J =125°C		14.4			
		V _{GS} =12V, I _D =70A, T _J =175°C		19			
Gate threshold voltage	V _{G(th)}	V _{DS} =5V, I _D =10mA	_{DS} =5V, I _D =10mA 3.5 4.5 5.5		5.5	V	
Gate resistance	R _G	f=1MHz, open drain		2.3		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Units		
	Symbol	Test Conditions	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	UTIILS		
Diode continuous forward current ¹	I _S	T _C < 104°C			106	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			344	А
	V _{FSD}			1.10	1.24	v
Forward voltage	¥ FSD			1.14	106 344	v
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I _S =70A, V_{GS} =0V, R _G =33 Ω		338		nC
Reverse recovery time	t _{rr}	• •		29		ns
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I _S =70A, V_{GS} =0V, R _G =33 Ω		375		nC
Reverse recovery time	t _{rr}	di/dt=2500A/µs, T_=150°C		32		ns





Typical Performance - Dynamic

Parameter	Symbol	Test Conditions		Units			
Parameter	Symbol		Min	Тур	Max	Units	
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V -		3340			
Output capacitance	C _{oss}	v_{DS} = 400 v, v_{GS} = 0 v = f = 100 kHz		230		pF	
Reverse transfer capacitance	C _{rss}			1.4			
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V \text{ to } 400V,$ $V_{GS}=0V$		286		pF	
Effective output capacitance, time related	C _{oss(tr)}	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		605		pF	
C _{OSS} stored energy	E _{oss}	V_{DS} =400V, V_{GS} =0V		23		μJ	
Total gate charge	Q _G	V _{DS} =400V, I _D =70A,		75		_	
Gate-drain charge	Q_{GD}	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 70 \text{ A},$ $V_{GS} = 0 \text{ V to } 15 \text{ V}$		13		nC	
Gate-source charge	Q_{GS}	VGS 0V 10 13 V		22			
Turn-on delay time	t _{d(on)}	Notes 4 and 5,		17			
Rise time	t _r	V_{DS} =400V, I_D =70A, Gate		25		ns	
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		65		115	
Fall time	t _f	Turn-on $R_{G,EXT} = 1\Omega$,		14			
Turn-on energy including R_s energy	E _{ON}	Turn-off R _{G,EXT} =5Ω, inductive Load, FWD:		220			
Turn-off energy including R _s energy	E _{OFF}	same device with $V_{GS} = 0V$		181			
Total switching energy	E _{total}	and $R_G = 5\Omega$, RC snubber:		401		μJ	
Snubber R _s energy during turn-on	E _{RS_ON}	$R_s=5\Omega$ and $C_s=560$ pF, T ₁ =25°C		13			
Snubber R_s energy during turn-off	E_{RS_OFF}	1j-25 C		50			
Turn-on delay time	t _{d(on)}			18			
Rise time	t _r	Notes 4 and 5, V _{DS} =400V, I _D =70A, Gate		28			
Turn-off delay time	t _{d(off)}	Driver =0V to +15V,		68		ns	
Fall time	t _f	Turn-on $R_{G,EXT}=1\Omega$,Turn-off $R_{G,EXT}=5\Omega$,inductive Load, FWD: samedevice with $V_{GS} = 0V$ and		13			
Turn-on energy including R_s energy	E _{ON}			245			
Turn-off energy including R_s energy	E _{OFF}			211			
Total switching energy	E _{total}	$R_{\rm G}$ = 5Ω, RC snubber: - R _S =5Ω and C _S =560pF,		456		μJ	
Snubber R_s energy during turn-on	E _{RS_ON}	$T_{J}=150^{\circ}C$		13			
Snubber R _s energy during turn-off	E_{RS_OFF}			50			

4. Measured with the switching test circuit in Figure 26.

5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.


QOUND





Learn

More


Typical Performance Diagrams







250µs



< 250µs





Figure 3. Typical output characteristics at T_J = 175°C, tp Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 70A








Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_D = 10mA






Figure 7. Threshold voltage vs. junction temperature at Figure 8. Typical gate charge at V_{DS} = 400V and I_D = 70A










Figure 10. 3rd quadrant characteristics at $T_J = 25^{\circ}C$




Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$





Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V








Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance

QOLAD





Figure 17. Safe operation area at $T_c = 25^{\circ}C$, D = 0, Parameter t_p



Spice Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculator

Figure 18. Reverse recovery charge Qrr vs. junction temperature at V_{DS} = 400V






Figure 19. Clamped inductive switching energy vs. drain Figure 20. RC snubber energy loss vs. drain current at current at V_{DS} = 400V and T_J = 25°C




 V_{DS} = 400V and T_J = 25°C

QULAD

FET Cal	-Jet culator 💝	Buy Online	3	Spice Models		Contact Sales	20	Learn More
------------	-------------------	---------------	----------	-----------------	--	------------------	----	---------------





at V_{DS} = 400V, I_D = 70A, and T_J = 25°C

Figure 21. Clamped inductive switching energy vs. R_{G,EXT} Figure 22. RC snubber energy losses vs. R_{G,EXT} at V_{DS} = 400V, $I_D = 70A$, and $T_J = 25^{\circ}C$




Figure 23. Clamped inductive switching energy vs. Snubber Capacitance Cs at V_{DS} = 400V, I_D = 70A, and T_J = Capacitance Cs at V_{DS} = 400V, I_D = 70A, and T_J = 25°C 25°C






Figure 24. RC snubber energy loss vs. Snubber





Spice Models

Contact Sales Learn

More

Buy Online 8

FET-Jet Calculator

III

Figure 25. Clamped inductive switching energies vs. junction temperature T_J at V_{DS} = 400V, and I_D = 70A

Figure 26. Schematic of the half-bridge mode switching test circuit. Note, a device snubber (Rs =5 Ω , Cs = 560pF) and bus RC snubber (R_{BS} = 1 Ω , C_{BS}=100nF) is used to reduce the power loop high frequency oscillations.

QOULO



Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com. A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.