


$1200V\text{-}410m\Omega\,\text{SiC}\,\text{FET}$

Rev. B, December 2022

DATASHEET

UF3C120400B7S



Part Number	Package	Marking
UF3C120400B7S	D ² PAK-7L	UF3C120400B7S



Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 410mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 51nC
- Low body diode V_{FSD}: 1.5V
- Low gate charge: Q_G = 22.5nC
- Low intrinsic capacitance
- ESD protected: HBM class 2 and CDM class C3

Typical applications

- Switching power supplies
- Auxiliary power supplies
- Load switches





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1200	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	7.6	А
	ID	T _C = 100°C	5.9	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	14	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =1.25A	11.7	mJ
Power dissipation	P _{tot}	T _C = 25°C	100	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	245	°C

1. Limited by $T_{J,max}$

2. Pulse width t_{p} limited by $T_{J,\text{max}}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol Test Conditions	Tost Conditions	Value			Units
Parameter		Test Conditions	Min	Тур	Max	Onits
Thermal resistance, junction-to-case	$R_{\theta JC}$			1.2	1.5	°C/W



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			11.20.
Parameter			Min	Тур	Max	- Units
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_{D} =1mA	1200			V
Total drain leakage current		V _{DS} =1200V, V _{GS} =0V, T _J =25°C		0.4	60	- μΑ
	I _{DSS}	V _{DS} =1200V, V _{GS} =0V, T _J =175°C		4		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μA
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =5A, T _J =25°C		410	515	
		V _{GS} =12V, I _D =5A, T _J =125°C		780		mΩ
		V _{GS} =12V, I _D =5A, T _J =175°C		1070		
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	3	4.7	6	V
Gate resistance	R _G	f=1MHz, open drain		4.1		Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			- Units
			Min	Тур	Max	Units
Diode continuous forward current ¹	I _S	T _C =25°C			7.6	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			14	А
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =2A, T _J =25°C		1.5	1.75	V
		V _{GS} =0V, I _S =2A, T _J =175°C		2.4		v
Reverse recovery charge	Q _{rr}	V _{DS} =800V, I _S =5A, V _{GS} =-5V, R _{G_EXT} =10Ω		51		nC
Reverse recovery time	t _{rr}	di/dt=4000A/μs, Τ_=25°C		24		ns
Reverse recovery charge	Q _{rr}	V_{DS} =800V, I _S =5A, V_{GS} =-5V, R _{G_EXT} =10 Ω		52		nC
Reverse recovery time	t _{rr}	di/dt=4000A/µs, T_=150°C		24		ns





Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =800V, V _{GS} =0V		739		
Output capacitance	C _{oss}	- f=100kHz -		14.8		pF
Reverse transfer capacitance	C _{rss}			2		
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V$ to 800V, $V_{GS}=0V$		17.5		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 800V, V_{GS} =0V		36		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		5.6		μJ
Total gate charge	Q _G	- V _{DS} =800V, I _D =5A, -		22.5		nC
Gate-drain charge	Q_{GD}	$V_{\rm DS} = 0000, V_{\rm D} = 3A,$ $V_{\rm GS} = 0V \text{ to } 15V$		6		
Gate-source charge	Q_{GS}	VGS 0V 1015V		5.5		
Turn-on delay time	t _{d(on)}			34		- ns
Rise time	t _r	V_{DS} =800V, I_D =5A, Gate Driver =0V to +15V, Turn-on $R_{G,EXT}$ =33 Ω , Turn-off $R_{G,EXT}$ =8 Ω Inductive Load, FWD: UJ3D1202TS, T_=25°C		10		
Turn-off delay time	$t_{d(off)}$			33		
Fall time	t _f			25		
Turn-on energy	E _{ON}			70		
Turn-off energy	E _{OFF}			20		μJ
Total switching energy	E _{TOTAL}			90		
Turn-on delay time	t _{d(on)}			28		- ns
Rise time	t _r	$V_{DS}=800V, I_{D}=5A, Gate$ Driver =0V to +15V, Turn-on $R_{G,EXT}=33\Omega$, Turn-off $R_{G,EXT}=8\Omega$ Inductive Load, FWD: UJ3D1202TS, $T_{J}=150^{\circ}C$		8.8		
Turn-off delay time	$t_{d(off)}$			34		
Fall time	t _f			25		
Turn-on energy	E _{ON}			64		
Turn-off energy	E _{OFF}			18		μJ
Total switching energy	E _{TOTAL}			82		

Typical Performance Diagrams





Figure 1. Typical output characteristics at T $_{\rm J}$ = - 55°C, tp < 250 μs



Spice Models

Contact

Learn

More

Buy Online ରୁ

FET-Jet

Calculato

Figure 2. Typical output characteristics at T_J = 25°C, tp < 250 μ s




Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 5A





Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



Spice Models

Contact

Learn

More

Buy Online ବୃ

FET-Jet

Calculato

III

Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA




Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 5A




Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$





Figure 11. 3rd quadrant characteristics at $T_J = 175^{\circ}C$



Spice Models

Contact

Learn

More

Buy Online

FET-Jet Calculato

.....

Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V





Figure 13. Typical capacitances at f = 100kHz and $V_{\rm GS}$ = 0V



Spice Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter $t_{\rm p}$



Spice

Models

Contact

Sales

Learn

More

Buy Online

FET-Jet

Calculato

Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 800V and T_J = 25°C




Figure 20. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 5A





Figure 20. Clamped inductive switching turn-on energy vs. $R_{G,\text{EXT_ON}}$



Spice

Contact

Learn

More

Buy

Online

Figure 21. Clamped inductive switching turn-off energy vs. R_{G,EXT_OFF}

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

FET-Jet

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com





Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.