## ISL9122A

Ultra-Low $\mathrm{I}_{\mathrm{Q}}$ Buck-Boost Regulator With Bypass

The ISL9122A is a highly integrated non-inverting buck-boost switching regulator that accepts input voltages both above or below the regulated output voltage. It features an extremely low quiescent current consumption of 1300nA in Regulation mode, 120nA in Forced Bypass mode, and 8nA in Shutdown mode. It supports input voltages from 1.8 V to 5.5 V .

The ISL9122A has automatic bypass functionality for situations in which the input voltage is close to the output voltage, and it automatically transitions between Buck and Boost modes without significant output disturbance. In addition to the automatic bypass functionality, the Forced Bypass power saving mode can be chosen if voltage regulation is not required. Forced Bypass power saving mode is accessible using the $\mathrm{I}^{2} \mathrm{C}$ interface bus.

The ISL9122A is capable of delivering up to 500 mA of output current ( $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }}>2.5 \mathrm{~V}$ ) and provides excellent efficiency because of its adaptive frequency hysteretic control architecture.

The ISL9122A is designed for stand-alone applications and supports a default output voltage at Power-On Reset (POR). After POR, the output voltage can be adjusted in the range of 1.8 V to 5.375 V by using the $\mathrm{I}^{2} \mathrm{C}$ interface bus. Specific default output voltages are available upon request.

The ISL9122A requires only a single EIA 0603 size inductor and a minimum of two external capacitors. Power supply solution size is minimized by a $1.8 \mathrm{~mm} \times 1.0 \mathrm{~mm} 8$ Bump WLCSP and it is also available in a $3.0 \mathrm{~mm} \times 2.0 \mathrm{~mm} 8$ Ld plastic DFN.


Figure 1. Typical Application (Minimum De-rated $\left.\mathrm{C}_{2}=6 \mu \mathrm{~F}\right)$

## Features

- 1300nA quiescent current
- $84 \%$ efficiency at $10 \mu \mathrm{~A}$ load $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ )
- $97 \%$ peak efficiency $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}\right)$
- Input voltage range: 1.8 V to 5.5 V
- Output voltage range: 1.8 V to 5.375 V
- Output current: up to $500 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{IN}}>\mathrm{V}_{\mathrm{OUT}}>2.5 \mathrm{~V}\right)$
- Selectable Forced and Auto Bypass power saving modes
- Seamless PWM/PFM and buck/boost transition
- $I^{2} \mathrm{C}$ control and voltage adjustability
- Hysteretic controller
- Small $1.8 \mathrm{~mm} \times 1.0 \mathrm{~mm} 8$ Bump WLCSP and $3.0 \mathrm{~mm} \times 2.0 \mathrm{~mm} 8 \mathrm{Ld}$ DFN packages


## Applications

- Smart watches and wristband devices
- Wireless earphones
- Internet of Things (loT) devices
- Water, gas, and oil meters
- Portable medical devices
- Hearing aid devices


Figure 2. Efficiency vs Load Current: $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

## Contents

1. Overview ..... 3
1.1 Block Diagram ..... 3
2. Pin Information ..... 4
2.1 Pin Assignments ..... 4
2.2 Pin Descriptions ..... 4
3. Specifications ..... 5
3.1 Absolute Maximum Ratings ..... 5
3.2 Recommended Operating Conditions ..... 5
3.3 Thermal Specifications ..... 5
3.4 Analog Specifications ..... 6
$3.5 \quad I^{2} \mathrm{C}$ Interface Timing Specifications ..... 8
4. Typical Performance Graphs ..... 9
4.1 Line/Load Transient Waveforms ..... 14
5. Functional Description ..... 18
5.1 Enable Input ..... 18
5.2 Soft Discharge ..... 18
5.3 Startup ..... 18
5.4 Overcurrent/Short-Circuit Protection ..... 18
5.5 Thermal Shutdown ..... 18
5.6 Buck-Boost Conversion Topology ..... 19
5.7 Pulse Width Modulation (PWM) Operation ..... 19
5.8 Pulse Frequency Modulation (PFM) Operation ..... 19
5.9 Operation With $\mathrm{V}_{\text {IN }}$ Close to $\mathrm{V}_{\text {OUT }}$ ..... 20
5.10 Forced Operating Modes ..... 20
$5.11 \mathrm{I}^{2} \mathrm{C}$ Serial Interface ..... 20
5.11.1 Protocol Conventions ..... 21
5.11.2 Write Operation ..... 22
5.11.3 Read Operation ..... 22
6. Register Descriptions ..... 23
6.1 RO_REG1 ..... 23
6.2 INTFLG_REG ..... 24
6.3 VSET ..... 24
6.4 CONV_CFG ..... 25
6.5 INTFLG_MASK ..... 25
7. Package Outline Drawings ..... 26
8. Ordering Information ..... 28
9. Revision History ..... 29

## 1. Overview

### 1.1 Block Diagram



Figure 3. Block Diagram

## 2. Pin Information

### 2.1 Pin Assignments



8 Bump WLCSP - Top View


8 Ld DFN - Top View

### 2.2 Pin Descriptions

| WLCSP Pin \# | DFN Pin \# | Pin Names | Description |
| :---: | :---: | :---: | :--- |
| B2 | 4 | VOUT | Buck-boost output |
| A2 | 3 | LX2 | Inductor connection, output side |
| A1 | 2 | GND | Ground connection |
| B1 | 1 | LX1 | Inductor connection, input side |
| C1 | 8 | VIN | Power supply input |
| C2 | 6 | EN | Logic input, drive HIGH to enable device. Do not leave floating. |
| D2 | 7 | SDA | I $^{2}$ C data input. Pull down to GND if not being used. Do not leave <br> floating. |
| D1 | 9 | $I^{2}$ C clock input. Pull down to GND if not being used. Do not leave <br> floating. |  |
| N/A |  | EPAD | Exposed Pad. Must be soldered to PCB GND. |

## 3. Specifications

### 3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

| Parameter | Minimum | Maximum |  |
| :--- | :---: | :---: | :---: |
| VIN, VOUT | -0.3 | 6.5 |  |
| LX1, LX2 | -0.3 | 6.5 |  |
| LX1, LX2 (less than 10ns) | -2.0 | 8.0 |  |
| All Other Pins | -0.3 | 6.5 | V |
| Maximum Junction Temperature | - | +125 | +150 |
| Maximum Storage Temperature Range | -65 | ${ }^{\circ} \mathrm{C}$ |  |
| Human Body Model (Tested per JS-001-2017) | - | ${ }^{\circ} \mathrm{C}$ |  |
| Charged Device Model (Tested per JS-002-2018) | - | kV |  |
| Latch-Up (Tested per JESD78E; Class 2, Level A) | - | 100 | kV |

### 3.2 Recommended Operating Conditions

| Parameter | Minimum | Maximum | Unit |
| :--- | :---: | :---: | :---: |
| Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ Range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage $\left(\mathrm{V}_{\text {IN }}\right)$ Range | 1.8 | 5.5 | V |
| Output Voltage ( $\left.\mathrm{V}_{\text {OUT }}\right)$ Range | 1.8 | 5.375 | V |
| Load Current (IOUT) Range (DC) | 0 | See Figure 16 | mA |
| Effective Output Capacitance $\left(\mathrm{C}_{\mathrm{OUT}}\right)^{[1]}$ | 6 | - | $\mu \mathrm{F}$ |
| Effective Input Capacitance $\left(\mathrm{C}_{\text {IN }}\right)^{[1]}$ | 5 | - | $\mu \mathrm{F}$ |

1. Refer to ISL9122A Evaluation Board Manual for the reference design and recommended components.

### 3.3 Thermal Specifications

| Parameter | Package | Symbol | Conditions | Typical Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal Resistance | 8 Bump WLCSP Package | $\theta_{J A}{ }^{[1]}$ | Junction to ambient | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | $\theta_{\mathrm{JB}}{ }^{[2]}$ | Junction to board | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance | 8 Ld 2x3 DFN Package | $\theta_{J A}{ }^{[1]}$ | Junction to ambient | 72 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | $\theta_{\mathrm{JC}}{ }^{[3]}$ | Junction to case | 21 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

1. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See TB379 for details.
2. For $\theta_{\mathrm{JB}}$, the board temperature is taken on the board near the edge of the package, on a copper trace at the center of one side.
3. For $\theta_{\mathrm{JC}}$, the case temperature location is the center of the exposed metal pad on the package underside. See TB379.

### 3.4 Analog Specifications

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L}_{1}=1 \mu \mathrm{H}, \mathrm{C}_{1}=10 \mu \mathrm{~F}, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}$ (Effective) $=6 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the recommended operating temperature range ( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) and input voltage range $(1.8 \mathrm{~V}$ to 5.5 V$)$, unless specified otherwise.

| Parameter | Symbol | Test Conditions | Min ${ }^{11]}$ | Typ | Max ${ }^{[1]}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ | - | 1.8 | - | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ Undervoltage Lockout Threshold | $\mathrm{V}_{\text {UVLO }}$ | $V_{\text {IN }}$ Rising | - | - | 1.79 | V |
| $V_{\text {UVLO }}$ Hysteresis | $\mathrm{HYST}_{\text {uvLO }}$ | - | - | 40 | - | mV |
| $\mathrm{V}_{\text {IN }}$ Quiescent Current ${ }^{[2]}$ | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$ | - | 1300 | 1800 | nA |
| $\mathrm{V}_{\text {IN }}$ Supply Current, Shutdown | $\mathrm{I}_{\text {SD }}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {EN }}$ pulled to GND | - | 8 | 450 | nA |
| $\mathrm{V}_{\text {IN }}$ Supply Current, Soft Shutdown | $\mathrm{I}_{\text {SSD }}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, Shutdown using $\mathrm{I}^{2} \mathrm{C}$ register. <br> EN_AND $=$ CONV_CFG[7] $=0$ | - | 40 | 450 | nA |
| $\mathrm{V}_{\mathrm{IN}}$ Supply Current, Forced Bypass Mode | $\mathrm{I}_{\mathrm{BYP}}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$. Forced Bypass using ${ }^{2} \mathrm{C}$ register. $\mathrm{FMODE}=$ CONV_CFG[3:2] = 0x3 | - | 120 | 850 | nA |
| Output Voltage Regulation |  |  |  |  |  |  |
| Output Voltage Range | $\mathrm{V}_{\text {OUT }}$ | $1.8 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | 1.8 | - | 5.375 | V |
| Output Voltage Accuracy |  |  |  |  |  |  |
| ISL9122AIINZ, ISL9122AIRNZ | V OUt_ACC | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$, forced PWM | -2.5 | - | +2.5 | \% |
|  |  | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}, \mathrm{PFM}$ | -3.6 | - | +3.6 | \% |
| Soft-Start and Soft Discharge |  |  |  |  |  |  |
| Time to Read OTP | $\mathrm{t}_{\text {OTP }}$ | Time from when $\mathrm{V}_{\mathrm{IN}}>\mathrm{V}_{\text {UVLO }}$ and EN signal asserts until switching starts | - | 125 | - | $\mu \mathrm{s}$ |
| $V_{\text {OUT }}$ Ramp Rate for Soft Start and During Dynamic Voltage Scaling (applicable only for $V_{\text {OUT }}$ ramp-up, not ramp-down) | DVSRATE | Default at POR | - | 3.125 | - | $\begin{gathered} \mathrm{mV} / \\ \mu \mathrm{s} \end{gathered}$ |
|  |  | Programmable using $\mathrm{I}^{2} \mathrm{C}$ after POR | - | 6.25 0.78125 1.5625 | - | $\begin{gathered} \mathrm{mV} / \\ \mu \mathrm{s} \end{gathered}$ |
| $V_{\text {OUT }}$ Soft Discharge ON-Resistance | ${ }^{\text {dischg }}$ | $\mathrm{V}_{\text {EN }}$ pulled to GND | - | 160 | - | $\Omega$ |
| Power MOSFET (WLCSP Package) |  |  |  |  |  |  |
| P-Channel MOSFET ON-Resistance (Buck) | r ${ }_{\text {DSON_A }}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.6 \mathrm{~V}$ | - | 52 | - | $\mathrm{m} \Omega$ |
| N-Channel MOSFET <br> ON-Resistance (Buck) | $\mathrm{r}_{\text {DSON_B }}$ |  | - | 50 | - | $\mathrm{m} \Omega$ |
| P-Channel MOSFET ON-Resistance (Boost) | r ${ }_{\text {DSON_D }}$ |  | - | 55 | - | $\mathrm{m} \Omega$ |
| N-Channel MOSFET ON-Resistance (Boost) | $\mathrm{r}_{\text {DSON_C }}$ |  | - | 51 | - | $\mathrm{m} \Omega$ |

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L}_{1}=1 \mu \mathrm{H}, \mathrm{C}_{1}=10 \mu \mathrm{~F}, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}$ (Effective) $=6 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the recommended operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) and input voltage range ( 1.8 V to 5.5 V ), unless specified otherwise. (Cont.)

| Parameter | Symbol | Test Conditions | Min ${ }^{[1]}$ | Typ | Max ${ }^{[1]}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power MOSFET (DFN Package) |  |  |  |  |  |  |
| P-Channel MOSFET <br> ON-Resistance (Buck) | ${ }^{\text {r }}$ SSON_A | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.6 \mathrm{~V}$ | - | 52 | - | $\mathrm{m} \Omega$ |
| N-Channel MOSFET ON-Resistance (Buck) | $\mathrm{r}_{\text {DSON_B }}$ |  | - | 51 | - | $\mathrm{m} \Omega$ |
| P-Channel MOSFET ON-Resistance (Boost) | $\mathrm{r}_{\text {DSON_D }}$ |  | - | 54 | - | $\mathrm{m} \Omega$ |
| N-Channel MOSFET ON-Resistance (Boost) | $\mathrm{r}_{\text {DSON_C }}$ |  | - | 51 | - | $\mathrm{m} \Omega$ |
| Bypass Mode |  |  |  |  |  |  |
| Auto Bypass Thresholds | $\mathrm{V}_{\text {IN_BYP }}$ | Auto bypass thresholds - input voltage range. $\mathrm{I}_{\text {OUT }}=10 \mathrm{~mA}$ | - | $\pm 1 \% x$ <br> $V_{\text {OUT }}$ | - | V |
| Inductor Peak Current Limit |  |  |  |  |  |  |
| Peak Current Limit | ILIM | $2.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$ | - | 2.5 | - | A |
|  |  | $1.8 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}<2.5 \mathrm{~V}$ | - | $\begin{gathered} 2.5 \times\left(\mathrm{V}_{\mathrm{IN}} /\right. \\ 2.5) \end{gathered}$ | - | A |
| Efficiency |  |  |  |  |  |  |
| Efficiency | $\eta$ | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | - | 97 | - | \% |
|  |  | $\mathrm{I}_{\text {OUT }}=10 \mu \mathrm{~A}, \mathrm{~V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ | - | 84 | - | \% |
| Switching Frequency |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{f}_{\text {Sw }}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA},$ Forced PWM | - | 2.5 | - | MHz |
| Hiccup Mode |  |  |  |  |  |  |
| Hiccup Time | $\mathrm{t}_{\text {FLT_WAIT }}$ | Time from OCP shutdown to restart | - | 100 | - | ms |
| Thermal Protection |  |  |  |  |  |  |
| Thermal Shutdown Threshold | $\mathrm{T}_{\text {SD }}$ | Rising Temperature | - | 130 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | TSD_HYS | - | - | 25 | - | ${ }^{\circ} \mathrm{C}$ |
| Logic Levels |  |  |  |  |  |  |
| Input Leakage | $I_{\text {LEAK }}$ | EN pin | - | 9 | 300 | nA |
|  |  | SCL pin | - | 8 | 300 | nA |
|  |  | SDA pin | - | 8 | 300 | nA |
| EN Input HIGH Voltage | $\mathrm{EN}_{\text {IH }}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | 1.6 | - | - | V |
| EN Input LOW Voltage | $\mathrm{EN}_{\text {IL }}$ |  | - | - | 0.36 | V |
| SCL/SDA Input HIGH Voltage | SCL/SDA ${ }_{\text {IH }}$ |  | 1.45 | - | - | V |
| SCL/SDA Input LOW Voltage | SCL/SDA ${ }_{\text {IL }}$ |  | - | - | 0.36 | V |

1. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
2. Quiescent current measurements are taken when the device is not switching.

## $3.5 \quad I^{2} \mathrm{C}$ Interface Timing Specifications

Applicable to SCL and SDA in the Fast mode $\mathrm{I}^{2} \mathrm{C}$ operation, unless otherwise specified.

| Parameter | Symbol | Test Conditions | Min ${ }^{[1]}$ ) | Typ | Max ${ }^{[1]}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ Frequency Capability | $\mathrm{f}_{12 \mathrm{C}}$ | - | 0 | - | 400 | kHz |
| Pulse Width Suppression Time at SDA and SCL Inputs | $\mathrm{t}_{\text {SP }}$ | Any pulse narrower than the maximum specification is suppressed | - | - | 50 | ns |
| Data Valid Time | $\mathrm{t}_{\mathrm{VD}: \text { DAT }}$ | Time from SCL falling edge crossing $S C L_{\text {IL }}$ to SDA exiting the SDA $_{I L}$ to SDA $_{I H}$ window | - | - | 900 | ns |
| Data Valid Acknowledge Time | $t_{V D: A C K}$ | Time from SCL falling edge crossing $S C L_{\mid L}$ to SDA exiting the SDA $_{I L}$ to SDA $_{I H}$ window, during acknowledgment | - | - | 900 | ns |
| Bus Free Time Between a STOP and START Condition | $\mathrm{t}_{\text {BuF }}$ | Time from SDA crossing SDA ${ }_{I H}$ at STOP to SDA crossing SDA ${ }_{I H}$ at the following START | 1300 | - | - | ns |
| SCL Low Time | tow | Measured at the SCL ${ }_{\text {IL }}$ crossing | 1300 | - | - | ns |
| SCL High Time | $\mathrm{t}_{\text {HIGH }}$ | Measured at the $\mathrm{SCL}_{\mathrm{IH}}$ crossing | 600 | - | - | ns |
| START Condition Set-Up Time | ${ }^{\text {t }}$ SU:STA | Time from SCL rising edge crossing $S C L_{\mid H}$ to SDA falling edge crossing SDA ${ }_{I H}$ | 600 | - | - | ns |
| START Condition Hold Time | $\mathrm{t}_{\text {HD: }}$ STA | Time from SDA falling edge crossing SDA ${ }_{I L}$ to SCL falling edge crossing SCL $_{\text {IH }}$ | 600 | - | - | ns |
| Data Set-Up Time | $\mathrm{t}_{\text {SU:DAT }}$ | Time from SDA exiting the SDA ${ }_{I L}$ to SDA $_{I H}$ window to SCL rising edge crossing SCL | 100 | - | - | ns |
| Data Hold Time | $\mathrm{t}_{\text {HD: }}$ DAT | Time from SCL falling edge crossing SCL $_{\text {IL }}$ to SDA entering the SDA $_{I L}$ to SDA $_{I H}$ window | 50 | - | - | ns |
| STOP Condition Set-Up Time | $\mathrm{t}_{\text {Su:Sto }}$ | Time from SCL rising edge crossing $S C L_{\mid H}$ to SDA rising edge crossing SDA ${ }_{\text {IL }}$ | 600 |  |  | ns |
| SCL/SDA Capacitive Loading | $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for each bus line |  |  | 400 | pF |

1. Limits established by design and are not production tested.

## 4. Typical Performance Graphs

$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated.


Figure 4. Efficiency vs Load Current: $\mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$


Figure 6. Efficiency vs Input Voltage: $\mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$


Figure 8. Efficiency vs Input Voltage: $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$


Figure 5. Efficiency vs Load Current: $\mathrm{V}_{\text {OUT }}=5.0 \mathrm{~V}$


Figure 7. Efficiency vs Input Voltage: $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$


Figure 9. Output Voltage Accuracy vs Load Current:

$$
\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}
$$

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 10. Output Voltage Accuracy vs Load Current:
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$


Figure 12. Output Voltage Accuracy vs Input Voltage: $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 14. Output Voltage Accuracy vs Input Voltage:

$$
\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}
$$



Figure 11. Output Voltage Accuracy vs Load Current:

$$
V_{\text {OUT }}=5 \mathrm{~V}
$$



Figure 13. Output Voltage Accuracy vs Input Voltage: $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$


Figure 15. Switching Frequency vs Input Voltage: $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$, Forced PWM
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 16. Maximum Load Current vs Input Voltage


Figure 18. Output Voltage Accuracy vs Temperature:

$$
\mathrm{V}_{\mathrm{SET}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=25 \mathrm{~mA}
$$



Figure 20. Quiescent Current vs Temperature


Figure 17. Output Voltage Accuracy vs Temperature:

$$
\mathrm{V}_{\mathrm{SET}}=1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=25 \mathrm{~mA}
$$



Figure 19. Output Voltage Accuracy vs Temperature:

$$
\mathrm{V}_{\mathrm{SET}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=25 \mathrm{~mA}
$$



Figure 21. Quiescent Current vs Input Voltage
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 22. Switch Resistance vs Temperature


Figure 24. Output Short-Circuit Behavior (Shutdown Mode)


Figure 26. Steady-State Operation in PFM: $\mathrm{V}_{\mathrm{IN}}=\mathbf{2 . 0 V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, No Load


Figure 23. Output Short-Circuit Behavior (Hiccup Mode)


Figure 25. Output Short-Circuit Behavior (Current Limit Mode)


Figure 27. Steady-State Operation in PFM: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, No Load
$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 28. Steady-State Operation in PFM: $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, No Load


Figure 30. Steady-State Operation in PWM: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$,

$$
\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=500 \mathrm{~mA}
$$



200 $\mu \mathrm{s} /$ Div
Figure 32. Soft-Start: $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SET}}=5.0 \mathrm{~V}$, No Load


Figure 29. Steady-State Operation in PWM: $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$,

$$
\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=200 \mathrm{~mA}
$$



Figure 31. Steady-State Operation in PWM: $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$


200us/Div
Figure 33. Soft-Start: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SET}}=3.3 \mathrm{~V}$, No Load
$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}, \mathrm{~L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F} / 0603, \mathrm{C}_{2}=\mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 34. Soft-Start: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SET}}=1.8 \mathrm{~V}$, No Load

### 4.1 Line/Load Transient Waveforms

$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}$, Type II Error Amplifier $\mathrm{L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603$, $\mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise stated.


Figure 35. Line Transient: $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ to 5.0 V , Slew Rate $=0.5 \mathrm{~V} / \mu \mathrm{s}, \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=200 \mathrm{~mA}$


Figure 37. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.20 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 36. Line Transient: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ to 5.0 V , Slew Rate $=0.5 \mathrm{~V} / \mu \mathrm{s}, \mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=500 \mathrm{~mA}$


Figure 38. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.20 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}$, Type II Error Amplifier $\mathrm{L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603$,
$\mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 39. Load Transient: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.50 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$

$100 \mu \mathrm{~s} / \mathrm{Div}$
Figure 41. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.50 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 43. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.10 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 40. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.50 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$

$100 \mu \mathrm{~s} /$ Div
Figure 42. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.50 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 44. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.10 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$
$\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}$, Type II Error Amplifier $\mathrm{L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F} / 0603$,
$\mathrm{C}_{2}=\mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)


Figure 45. Load Transient: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.25 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 47. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.01 \mathrm{~A}$ to 0.25 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 49. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5.0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.05 \mathrm{~A}$ to 0.15 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 46. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$, $\mathrm{l}_{\text {OUt }}=0.01 \mathrm{~A}$ to 0.25 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 48. Load Transient: $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.05 \mathrm{~A}$ to 0.15 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$


Figure 50. Load Transient: $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.125 \mathrm{~A}$ to 0.375 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$
$\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {EN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{I}^{2} \mathrm{C}$ pull-up voltage $=3.6 \mathrm{~V}$, Type II Error Amplifier $\mathrm{L} 1=1 \mu \mathrm{H} / 0603, \mathrm{C}_{1}=\mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F} / 0603$, $\mathrm{C}_{2}=\mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} / 0603, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise stated. (Cont.)

$100 \mu \mathrm{~s} / \mathrm{Div}$
Figure 51. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.125 \mathrm{~A}$ to 0.375 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$

$100 \mu \mathrm{~s} / \mathrm{Div}$
Figure 52. Load Transient: $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0.125 \mathrm{~A}$ to 0.375 A , Slew Rate $=1 \mathrm{~A} / \mu \mathrm{s}$

## 5. Functional Description

The ISL9122A implements a complete buck-boost switching regulator, with PWM controller, internal switches, references, protection circuitry, and control inputs. See the Block Diagram.
The PWM controller automatically switches between Buck and Boost modes as necessary, to maintain a steady output voltage with changing input voltages and dynamic external loads.

### 5.1 Enable Input

The device is enabled by asserting the EN pin HIGH. Driving EN LOW invokes Power-Down mode, in which most internal device functions are disabled. EN must remain LOW for at least $50 \mu \mathrm{~s}$ for the device to be disabled. When the device is disabled by driving EN LOW, the output discharges naturally based on the load current.
Note: The ${ }^{2} \mathrm{C}$ interface is disabled when EN is LOW.

### 5.2 Soft Discharge

Whenever the converter is disabled over $I^{2} \mathrm{C}$, an internal discharge resistor between VOUT and GND can be activated to slowly discharge the output capacitor. This internal discharge resistor has a typical resistance of $160 \Omega$. The soft discharge function is accessed using $I^{2} \mathrm{C}$ while keeping the EN pin high. Using the CONV_CFG register, set the DISCH bit to 1 and disable the IC by setting the EN_AND bit to 0 . (See Table 5 for details).

### 5.3 Startup

When the input voltage rises above the undervoltage lockout threshold and EN is asserted high, the power-on sequence starts. First, the IC is initialized and its One-Time Programmable (OTP) memory is read. After the OTP has been read and the controller knows the target output voltage and ramp rate, soft-start begins and the output voltage rises at the programmed ramp rate until it reaches the target output voltage. Cycling of the EN pin while VIN remains valid restarts the power-on sequence, which includes reading OTP.

### 5.4 Overcurrent/Short-Circuit Protection

The ISL9122A provides overcurrent protection by monitoring the inductor current. When the peak inductor current hits its current limit, the IC enters Hiccup mode, Shutdown, or Current Limit mode according to the setting of the OC_FAULT_MODE bits in the INT_FLAG_MASK register.

During Hiccup mode, the IC shuts down for 100 ms and then tries to restart. If it encounters the overcurrent condition again, it shuts down and tries to restart after another 100 ms . This cycle keeps repeating until there is no overcurrent and VOUT can then come back up.

In Shutdown mode, the IC shuts down whenever overcurrent is encountered and the only way to bring the output voltage up is to restart the part by either cycling VIN, or EN, or by resetting and then setting the EN_AND bit in the CONV_CFG register, to mimic EN cycling behavior.

In Current Limit mode, the IC provides the maximum current it can, while respecting the peak current limit. If the load demand is even more, the IC starts dropping the output voltage while supplying the same maximum current.

### 5.5 Thermal Shutdown

The ISL9122A features a thermal shutdown that protects the device from damage because of overheating. An integrated temperature sensor circuit monitors the internal IC temperature. When the temperature exceeds $\mathrm{T}_{\text {SD }}$, the device stops switching and waits for the temperature to fall. When the temperature falls by $\mathrm{T}_{\text {SDHYS }}$, the controller first goes through the soft-start phase and then starts regulating at the target output voltage as defined by the $I^{2} \mathrm{C}$ register value.

### 5.6 Buck-Boost Conversion Topology

The ISL9122A operates in either a pure Buck or a pure Boost mode. When operating in conditions in which $\mathrm{V}_{\text {IN }}$ is close to $\mathrm{V}_{\text {OUT }}$, the ISL9122A alternates between Buck and Boost modes, as necessary, to provide a regulated output voltage.


Figure 53. Buck-Boost Topology

Figure 53 shows a simplified diagram of the internal switches and external inductor.

### 5.7 Pulse Width Modulation (PWM) Operation

In Buck PWM mode, Switch D is kept permanently closed and Switch C permanently open. Switches A and B operate as in a synchronous buck converter. Initially Switch A is turned ON and this ramps up the inductor current with a slope of $\left(\mathrm{V}_{I N}-\mathrm{V}_{\mathrm{OUT}}\right) / \mathrm{L}$ (in buck mode, $\left.\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }}\right)$. When the inductor current hits the upper threshold, as dictated by the hysteretic controller, Switch A is turned OFF. This is followed by a small dead-time where both the switches are OFF. During this interval, the inductor current keeps flowing, finding its path through the body diode of Switch B. When the dead-time is over, Switch B is turned ON and the inductor current ramps down with a slope of $-\left(\mathrm{V}_{\mathrm{OUT}}\right) / \mathrm{L}$. When it hits the lower hysteretic threshold, Switch B is turned OFF, followed by another dead-time interval. After this, Switch $A$ is turned $O N$ again and the entire sequence repeats.

In Boost PWM mode, Switch A is kept permanently closed and switch B permanently open. Switches C and D operate as in a synchronous boost converter. Initially Switch C is turned ON and this ramps up the inductor current with a slope of $\mathrm{V}_{\mathbb{I}} / \mathrm{L}$. When the inductor current hits the upper threshold, as dictated by the hysteretic controller, Switch C is turned OFF. This is followed by a small dead-time where both the switches are OFF. During this interval, the inductor current keeps flowing, finding its path through the body diode of Switch D. When the deadtime is over, Switch $D$ is turned $O N$ and the inductor current ramps down with a slope of $\left(V_{I N}-V_{\text {OUT }}\right) / L$ (in boost mode, $\left.\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{OUT}}\right)$. When it hits the lower hysteretic threshold, Switch D is turned OFF, followed by another deadtime interval. After this, Switch C is turned ON again and the entire sequence repeats.

The converter operates in PWM mode under two conditions: load is sufficiently high in the Normal Mode (Auto PFM/PWM mode) OR Forced PWM mode is enabled by setting the FMODE bits in CONV_CFG register to 0x2.

The optimal switching frequency is determined by the hysteretic controller and is centered around 2.5 MHz , for $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OUT}}=1.8 \mathrm{~V}$.

### 5.8 Pulse Frequency Modulation (PFM) Operation

During PFM operation in Buck mode, Switch C is permanently open. Switches A, B, and D operate in Discontinuous Conduction Mode (DCM). Like the Buck PWM operation, Switch A is turned ON, followed by a dead-time, and then Switch B is turned ON. The inductor current ramps up and down, respectively, and the energy in this current pulse charges up $\mathrm{V}_{\text {OUT }}$. After this, unlike the PWM operation, switches $\mathrm{A}, \mathrm{B}$, and D remain OFF until $V_{\text {OUT }}$ discharges down to the lower threshold of the hysteretic controller. The switching cycle repeats after that.

During PFM operation in Boost mode, unlike Buck mode, Switch B remains permanently open. Switches A, C, and D operate in DCM. At the start of the PFM pulse, Switch A is turned ON. Then, just like the Boost PWM operation, Switch C is turned ON, followed by a dead time, and then Switch D is turned ON. The inductor current ramps up and down, respectively, and the energy in this current pulse charges up $\mathrm{V}_{\text {OUT }}$. After this, unlike the PWM operation, switches $A, B$, and $D$ are turned OFF until $V_{\text {OUT }}$ discharges down to the lower threshold of the hysteretic controller. When switches $A, B, C$, and $D$ are OFF, switch $E$ is turned on to damp ringing on the LX node. The switching cycle repeats after that.
Multiple switching pulses are needed to charge up the output capacitor in some operating conditions. These pulses continue until $\mathrm{V}_{\text {OUT }}$ has achieved the upper threshold of the PFM hysteretic controller. Switching then stops and remains stopped until $\mathrm{V}_{\text {OUT }}$ decays to the lower threshold. As load increases, the frequency of PFM pulses increases as $\mathrm{V}_{\text {OUT }}$ gets discharged faster and needs to be recharged more often. This continues until the PFM pulses start bunching together, and the part then enters sustained PWM operation. The converter operates in PFM mode under only one condition: load is light enough in the Normal Mode (Auto PFM/PWM mode).

The PFM-PWM transition, going from light to heavy load and then back to light load, has a hysteretic band. This transition allows for a seamless PFM to PWM and PWM to PFM transition.

### 5.9 Operation With $\mathrm{V}_{\text {IN }}$ Close to $\mathrm{V}_{\text {OUT }}$

When the output voltage is close to the input voltage, the ISL9122A rapidly and smoothly switches between Boost, Bypass, and Buck modes to maintain the regulated output voltage. This behavior provides excellent efficiency and low output voltage ripple.

### 5.10 Forced Operating Modes

Forced operating modes include Forced PWM mode and Forced Bypass mode. Forced operating modes are selected using the FMODE bits in the CONV_CFG register (See Table 5 for details). The power-up default mode is Normal operation with automatic mode transitions to optimize efficiency.

Forced PWM mode can be selected to minimize the switching frequency variation and to obtain a tight $\mathrm{V}_{\text {OUT }}$ accuracy, although this comes at the expense of increased input current.

Forced Bypass mode can be selected to minimize power losses when output voltage regulation is not required. When the device enters Bypass mode, both Switches A, D, and E are turned ON, providing a direct path from the input to output through the inductor. In Bypass mode, all other blocks, except POR and $I^{2} \mathrm{C}$, are turned off to minimize quiescent current consumption. If the part has to repeatedly bounce between the Forced Bypass and Regulation modes, there should be at least 1 ms delay between the successive mode setting ${ }^{2} \mathrm{C}$ commands.

Note: There is no overcurrent protection in Bypass mode.

## $5.11 \quad I^{2} \mathrm{C}$ Serial Interface

The ISL9122A supports a bidirectional bus-oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is the master and the device being controlled is the slave. The master always initiates data transfers and provides the clock for both transmit and receive operations. Therefore, the ISL9122A operates as a slave device in all applications.

The IC supports the following data transfers rates and modes as defined in the $\mathrm{I}^{2} \mathrm{C}$ specification:

- Up to 100kbit/s in Standard mode
- Up to 400kbit/s in Fast mode

All communication over the $I^{2} \mathrm{C}$ interface is conducted by sending the MSB of each byte of data first.

The $I^{2} \mathrm{C}$ pull-up voltage may be from 1.8 V to 5.5 V . However, input quiescent current increases by up to $1 \mu \mathrm{~A}$ (typical), $3 \mu \mathrm{~A}$ (max), if the $\mathrm{I}^{2} \mathrm{C}$ pull-up voltage is less than $\mathrm{V}_{I N}$. There is no increase in the quiescent current if the $I^{2} \mathrm{C}$ pins are pulled down to ground.

### 5.11.1 Protocol Conventions

Data states on the SDA line can change only during SCL LOW periods. The SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 54). At power-up the SDA pin is in input mode.


Figure 54. Valid Data Changes, Start, and Stop Conditions

All $I^{2} \mathrm{C}$ interface operations must begin with a START condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The ISL9122A continuously monitors the SDA and SCL lines for the START condition and does not respond to any command until this condition is met (see Figure 54). A START condition is ignored during the power-up sequence and when EN input is low.

All ${ }^{2} \mathrm{C}$ interface operations must be terminated by a STOP condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 54).

An acknowledge (ACK) is a software convention used to indicate a successful data transfer. The transmitting device, either master or slave, releases the SDA bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDA line LOW to acknowledge the reception of the eight bits of data (see Figure 55), and the data is latched in and responded to by the ISL9122A.


Figure 55. Acknowledge Response from Receiver

The ISL9122A responds with an ACK after recognizing a START condition followed by a valid 7-bit slave address, and once again after successful receipt of a register address byte. The ISL9122A again responds with an ACK after receiving a data byte of a write operation. The master must respond with an ACK after receiving a data byte of a read operation.

For the base version, the 7 -bit slave address is set in trim to $0 \times 18$. The 7 -bit address is followed by a Read/ $\overline{\text { Write }}$ bit whose value is 1 for a Read operation, and 0 for a Write operation (see Table 1).

Table 1. 7-Bit Address Format

| 0 | 0 | 1 | 1 | 0 | 0 | 0 | $R / \bar{W}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $(\mathrm{MSB})$ |  |  |  |  |  |  |  |

### 5.11.2 Write Operation

Write operations are shown in Figure 56. A write operation requires a START condition, followed by a valid 7-bit slave address with the R/W bit set to 0 , a valid register address byte, one or more data bytes, and a STOP condition. After each of the bytes, the ISL9122A responds with an ACK. After each data byte is acknowledged, the ISL9122A increments its register address to support block writes. The master sends a STOP to complete the command.

STOP conditions that terminate write operations must be sent by the master after sending at least one full data byte and its associated ACK signal. If a STOP condition is issued in the middle of a data byte, or before one full data byte + ACK is sent, the ISL9122A ignores the command and does not change the output voltage or other settings.


Figure 56. $1^{2} \mathrm{C}$ Register Write Protocols

### 5.11.3 Read Operation

Read operations are shown in Figure 57. They consist of four or more bytes. The host generates a START condition, then transmits the 7 -bit slave address with the R/W bit set to 0 . The ISL9122A responds with an ACK. The host then transmits the register address byte, and the ISL9122A responds with another ACK.
The host then generates a repeat START condition and transmits the 7 -bit slave address with the R/W bit set to 1 . The ISL9122A responds with an ACK, indicating it is ready to provide the requested data.
The ISL9122A then transmits the data byte by asserting control of the SDA pin while the host generates clock pulses on the SCL pin. After each data byte is complete the host generates an ACK condition. After every successfully transmitted data byte the ISL9122A automatically increments its internal register address to support block reads. The host terminates the Read operation by issuing a NACK and sending a STOP condition.


Figure 57. $\mathrm{I}^{2} \mathrm{C}$ Register Read Protocols

## 6. Register Descriptions

The ISL9122A has $\mathrm{I}^{2} \mathrm{C}$ accessible control registers whose functions are described in Table 2 through Table 6. These registers can be accessed any time the ISL9122A is enabled. When the ISL9122A is disabled (EN = LOW), or loading OTP, attempts to communicate through its $\mathrm{I}^{2} \mathrm{C}$ interface are not supported.

### 6.1 RO_REG1

The RO_REG1 register contains the hardware identification bits as described in Table 2.
Table 2. Register Address 0x02: RO_REG1

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :--- |
| $7: 6$ | FAMILY_ID[1:0] | $R$ | $0 \times 1$ | Chip family identifier <br> $0 \times 1=$ ISL9122 stand-alone converter family (ISL9122A rev.E only) |
| $5: 3$ | HW_REV[2:0] | $R$ | $0 \times 4$ | Chip revision level <br> $0 \times 4=$ Hardware revision E |
| $2: 0$ | RAIL_VAR[2:0] | $R$ | $0 \times 0$ | Converter variant identifier <br> $0 \times 0=$ High voltage input Buck-Boost (ISL9122A) |

### 6.2 INTFLG_REG

The INTFLG_REG register contains fault flags. Each bit represents a different type of fault as described in Table 3. A 0 indicates no fault, and a 1 indicates a fault. Each bit is set by a fault event and is cleared when read. When a fault flag is read back and asserted (1), it indicates a fault occurred in the past. Read the flag again to examine the current IC status - occurring in the time between the first and second $I^{2} \mathrm{C}$ read. Continuing to poll the flags provides period updates of the IC status relative to the previous read-back.

Table 3. Register Address 0x03: INTFLG_REG

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :--- |
| 3 | INT3 | $R$ | $0 \times 0$ | Voltage setting under range. <br> Sets to 1 when VSET changes from within the 0x48-0xD7 range to below 0x48. |
| 2 | INT2 | $R$ | $0 \times 0$ | Voltage setting over range. <br> Sets to 1 when VSET changes from within the 0x04-0xD7 range to above 0xD7. |
| 1 | INT1 | $R$ | $0 \times 0$ | Over-temperature |
| 0 | INT0 | $R$ | $0 \times 0$ | Overcurrent |

### 6.3 VSET

The VSET register contains the output voltage setting in 25 mV steps as shown in Equation 1. VSET can be changed after the IC is enabled and operating. When the output voltage is changed, it ramps at the rate set in the DVSRATE bits of CONV_CFG register.
(EQ. 1) $\quad V_{\text {OUT }}=V S E T \times 0.025 \mathrm{~V}$
The output voltage range is digitally limited to be between the minimum and maximum values shown in Table 4. Setting values above or below the limits results in the output voltage ramping to the limit and the appropriate overvoltage or undervoltage interrupt flag in INTFLG_REG being set.

Table 4. Register Address 0x11: VSET

| Bit | Name | Type | Reset ${ }^{[1]}$ | Description |
| :---: | :---: | :---: | :---: | :--- |
| $7: 0$ | VSET[7:0] | R/W | - | Output voltage setting $(25 \mathrm{mV}$ steps $):$ <br> Minimum limit $=1.8 \mathrm{~V}(0 \times 48)$ <br> Maximum limit $=5.375 \mathrm{~V}(0 \times \mathrm{D} 7)$ |

1. For part specific default output voltage, see the Ordering Information table.

### 6.4 CONV_CFG

The CONV_CFG register settings are described in Table 5.
Table 5. Register Address $0 \times 12$ : CONV_CFG

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | EN_AND | R/W | 0x1 | Enable bit. ANDed with the enable input <br> $0 \times 0=E N$ pin going high wakes up the $I^{2} \mathrm{C}$, but does not start the converter. The converter is started by writing 1 to this bit using $I^{2} \mathrm{C}$ while the EN pin is high $0 \times 1=\mathrm{EN}$ pin going high wakes up the $\mathrm{I}^{2} \mathrm{C}$ and starts the converter Note: EN pin low always disables the converter and $\mathrm{I}^{2} \mathrm{C}$ |
| 6 | DISCH | R/W | 0x0 | $0 \times 0=$ No discharge resistor present when converter is disabled over $1^{2} \mathrm{C}$ <br> $0 \times 1=$ Discharge resistor present when converter is disabled over ${ }^{2} \mathrm{C}$ |
| 5:4 | DVSRATE[1:0] | R/W | 0x0 | Dynamic Voltage Scaling slew rate applied when the output voltage setting is changed. $\begin{aligned} & 0 \times 0=3.125 \mathrm{mV} / \mu \mathrm{s} \\ & 0 \times 1=6.25 \mathrm{mV} / \mu \mathrm{s} \\ & 0 \times 2=0.78125 \mathrm{mV} / \mu \mathrm{s} \\ & 0 \times 3=1.5625 \mathrm{mV} / \mu \mathrm{s} \end{aligned}$ |
| 3:2 | FMODE[1:0] | R/W | 0x0 | Forced operating modes <br> $0 \times 0=$ Normal operation with automatic mode transitions <br> $0 \times 1=$ RESERVED. DO NOT USE this combination <br> $0 \times 2=$ Forced PWM mode with no PFM operation <br> $0 \times 3=$ Forced bypass. Disables switching. If the Forced Bypass mode is selected and the part is disabled over $\mathrm{I}^{2} \mathrm{C}$ (CONV_CFG[7] $=\mathrm{EN} \_$AND $=0 \times 0$ ), the converter remains in Forced Bypass |
| 1 | CONV_RSVD | R/W | 0x0 | Reserved. Do not use. |
| 0 | TYPE1 | R/W | 0x1 | $0 \times 0=$ Type I error amplifier for best transient response with voltage positioning $0 \times 1$ = Type II error amplifier for best steady state voltage accuracy. DO NOT USE Type II error amplifier if overcurrent fault handling is disabled (INTFLG_MASK[7] = OC_FAULT_MODE $=0 \times 2$ or $0 \times 3$ ) |

### 6.5 INTFLG_MASK

The INTFLG_MASK register settings are described in Table 6.
Table 6. Register Address 0x13: INTFLG_MASK

| Bit | Name | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7:6 | OC_FAULT_MODE[1:0] | R/W | 0x0 | Overcurrent fault handling modes <br> $0 \times 0=$ Hiccup mode with 100 ms wait <br> $0 \times 1=$ Shutdown mode. Requires restart over I ${ }^{2} \mathrm{C}$ or EN pin <br> $0 \times 2=$ Current limit with no fault action taken. USE ONLY with Type I error amplifier (CONV_CFG[0] = TYPE1 = 0x0) <br> $0 \times 3=$ Reserved. |
| 5 | EN_OR | R/W | 0x0 | Enable override bit for $I^{2} \mathrm{C}$ control of the converter. Implements push-button ON operation; the button pulls EN high and the part starts. If EN_OR is set from OTP or over $I^{2} \mathrm{C}$, the part remains enabled when the button is released $0 \times 0=$ Controlled by the EN pin <br> $0 \times 1=$ Held in enable state -EN pin is ignored |

## 7. Package Outline Drawings

For the most recent package outline drawing, see $\mathrm{W} 2 \times 4.8$.
W2x4.8
8 Ball Wafer Level Chip Scale Package (WLCSP) 0.4mm Pitch
Rev 0, 6/17


NOTES:

1. All dimensions are in millimeters.
2. Dimensions and tolerances per ASMEY 14.5-1994
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
4. Dimension is measured at the maximum bump diameter parallel to primary datum $Z$.
5. Bump position designation per JESD 95-1, SPP-010.
6. NSMD refers to non-solder mask defined pad design per Intersil Techbrief. http://www.intersil.com/data/tb/tb451.pdf

For the most recent package outline drawing, see L8.2x3.

## L8.2x3

8 Lead Dual Flat No-Lead Plastic Package
Rev 2, 3/15


TYPICAL RECOMMENDED LAND PATTERN


BOTTOM VIEW


DETAIL "X"

NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Complies to JEDEC MO-229 VCED-2.

## 8. Ordering Information

| Part Number ${ }^{[1]}$ | Part Marking | Default $\mathrm{V}_{\text {OUT }}$ (V) | $\begin{gathered} \mathrm{I}^{2} \mathrm{C} \\ \text { Address } \end{gathered}$ | Package Description ${ }^{[2]}$ (RoHS Compliant) | Pkg. Dwg. \# | Carrier Type ${ }^{[3]}$ | Temp Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISL9122AIINZ-T[4] | 122A | 3.3 | 0x18 | 8 Bump WLCSP | W2x4.8 | Reel, 3k | $\begin{aligned} & -40 \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |
| ISL9122AIINZ-T7A ${ }^{[4]}$ |  |  |  |  |  | Reel, 250 |  |
| ISL9122AIRNZ-T[5] | A22 | 3.3 |  | 8 Ld DFN | L8.2x3 | Reel, 6k |  |
| ISL9122AIRNZ-T7A ${ }^{[5]}$ |  |  |  |  |  | Reel, 250 |  |
| ISL9122AIIN-EVZ | Evaluation Board for ISL9122AIINZ |  |  |  |  |  |  |
| ISL9122AIRN-EVZ | Evaluation Board for ISL9122AIRNZ |  |  |  |  |  |  |

1. For Moisture Sensitivity Level (MSL), see the ISL9122A device page. For more information on MSL, see TB363.
2. For the Pb-Free Reflow Profile, see TB493.
3. See TB347 for details about reel specifications.
4. These Pb -free WLCSP packaged products employ special Pb -free material sets; molding compounds/die attach materials and $\mathrm{SnAgCu}-\mathrm{e} 1$ solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Pb -free WLCSP packaged products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J-STD-020.
5. These Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J-STD-020.

## 9. Revision History

| Revision | Date | Description |
| :---: | :---: | :--- |
| 1.02 | Oct 27, 2023 | $\begin{array}{l}\text { Applied the latest template and formatting. } \\ \text { Updated the block diagram. } \\ \text { Updated the Recommended Operating Conditions section. } \\ \text { Updated Enable Input, Start-up, and PFM Operation sections. } \\ \text { Updated I2C Serial Interface, Protocol Conventions, and Read Operation sections. } \\ \text { Updated boost mode descriptions } \\ \text { Updated FAMILY_ID to 0x1 and HW_REV value to 0x4 (in reg0x2). } \\ \text { Updated INTFLG_REG section. }\end{array}$ |
| 1.01 | $\begin{array}{l}\text { Updated page 1 description. } \\ \text { Removed Related Literature section. } \\ \text { Updated Features bullets. } \\ \text { Updated the figure titles for Figure 1 and Figure 2. } \\ \text { Updated Ordering Information table by updating formatting. }\end{array}$ |  |
| Added Abs max for LX1, LX2 (less than 10ns). |  |  |
| Added three more rows to the recommend operating conditions table. |  |  |
| Updated Conditions in the Analog Specifications header. |  |  |$\}$| Updated Test Conditions for several parameters in the Analog Specification table. |
| :--- |
| Updated the Peak Current Limit (1.8V < VIN < 2.5V) specification typical value from 2.5A to |
| $2.5^{*}\left(V_{\text {IIN }} / 2.5\right)$. |
| Updated the typical values for the Power MOSFET On-Resistance. |
| Updated the following sections: |
| Typical Performance Graphs, Line/Load Transient Waveforms, Enable Input, Soft Discharge, Start- |
| Up, Overcurrent/Short-Circuit Protection, Thermal Shutdown, Buck-Boost Conversion Topology, |
| Pulse Width Modulation (PWM) Operation, Pulse Frequency Modulation (PFM) Operation, |
| Operation With VIN Close to VOUT, Forced Operating Modes, I2C Serial Interface, Protocol |
| Conventions, Write Operation, Read Operation, and Register Descriptions |
| Updated links throughout. |
| Updated Pin descriptions for SDA and SCL. |

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

