











THVD1428

SLLSFG3-MAY 2020

THVD1428 3.3-V to 5-V RS-485 Transceiver with 3-kV Surge Protection

Features

- Meets or exceeds the requirements of the TIA/EIA-485A standard
- 3-V to 5.5-V Supply voltage
- Bus I/O protection
 - ± 16 kV HBM ESD
 - ± 4 kV IEC 61000-4-2 Contact discharge
 - ± 8 kV IEC 61000-4-2 Air-gap discharge
 - ± 4 kV IEC 61000-4-4 Electrical fast transient
 - ± 3 kV IEC 61000-4-5 1.2/50-μs Surge
- Supports 20 Mbps
- Extended ambient temperature range: -40°C to 125°C
- Extended operational common-mode range: ± 12 V
- Receiver hysteresis for noise rejection: 30 mV
- Low power consumption
 - Standby supply current: < 2 μA
 - Current during operation: < 3 mA
- Glitch-free power-up/down for hot plug-in
- Open, short, and idle bus fail-safe
- 1/8 Unit load (Up to 256 bus nodes)
- Industry standard 8-Pin SOIC for drop-in compatibility

2 Applications

- Wireless infrastructure
- **Building automation**
- **HVAC** systems
- Factory automation & control
- Grid infrastructure
- **Smart meters**
- **Process analytics**
- Video surveillance

3 Description

THVD1428 is a half-duplex RS-485 transceiver with integrated surge protection. Surge protection is achieved by integrating transient voltage suppressor (TVS) diodes in the standard 8-pin SOIC (D) package. This feature provides a substantial increase in reliability for better immunity to noise transients coupled to the data cable, eliminating the need for external protection components.

This device operates from a single 3.3-V or 5-V supply and features a wide common-mode voltage range which makes it suitable for multi-point applications over long cable runs.


The device is available in the industry standard SOIC package for easy drop-in without any PCB changes. The device is characterized over ambient free-air temperatures from -40°C to 125°C.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
THVD1428	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available devices, see the orderable addendum at the end of the data sheet.

Block Diagram



SLLSFG3 -MAY 2020 www.ti.com



Table of Contents

1	Features 1		8.2 Functional Block Diagrams	11
2	Applications 1		8.3 Feature Description	
3	Description 1		8.4 Device Functional Modes	14
4	Revision History2	9	Application and Implementation	. 15
5	Pin Configuration and Functions3		9.1 Application Information	15
6	Specifications4		9.2 Typical Application	15
Ū	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 18
	6.2 ESD Ratings	11	Layout	. 19
	6.3 ESD Ratings - IEC Specifications		11.1 Layout Guidelines	19
	6.4 Recommended Operating Conditions		11.2 Layout Example	19
	6.5 Thermal Information	12	Device and Documentation Support	. 20
	6.6 Power Dissipation 5		12.1 Device Support	20
	6.7 Electrical Characteristics		12.2 Receiving Notification of Documentation Update	s <mark>20</mark>
	6.8 Switching Characteristics		12.3 Support Resources	20
	6.9 Typical Characteristics 8		12.4 Trademarks	20
7	Parameter Measurement Information		12.5 Electrostatic Discharge Caution	20
8	Detailed Description 11		12.6 Glossary	20
-	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	. 20

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2020	*	Initial release.



www.ti.com

5 Pin Configuration and Functions



Pin Functions

F	PIN	1/0	DESCRIPTION
NAME	NO.	- I/O	DESCRIPTION
А	6	Bus input/output	Bus I/O port, A (complementary to B)
В	7	Bus input/output	Bus I/O port, B (complementary to A)
D	4	Digital input	Driver data input (2-MΩ internal pull-up)
DE	3	Digital input	Driver enable, active high (2-MΩ internal pull-down)
GND	5	Ground	Device ground
R	1	Digital output	Receive data output
V _{CC}	8	Power	3.3-V to 5-V supply
RE	2	Digital input	Receiver enable, active low (2-MΩ internal pull-up)

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	-0.5	7	V
Bus voltage	Range at any bus pin (A or B) as differential or common-mode with respect to GND	-15	15	٧
Input voltage	Range at any logic pin (D, DE, or /RE)	-0.3	5.7	V
Receiver output current	Io	-24	24	mA
Storage temperatu	ure range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per	Bus terminals and GND	±16	kV
V _(ESD)	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001, 2010	All other pins	±8	kV
		Charged device model (CDM), per JEDEC JESD22-C101E	All pins	±1.5	kV

6.3 ESD Ratings - IEC Specifications

				VALUE	UNIT
V	Flootroototic discharge	Contact Discharge, per IEC 61000-4-2	Bus pins and GND	±4	kV
V _(ESD) Electrostatic	Electrostatic discharge	Air-Gap Discharge, per IEC 61000-4-2	Bus pins and GND	±8	kV
V _(EFT)	Electrical fast transient	Per IEC 61000-4-4	Bus pins and GND	±4	kV
V _(surge)	Surge	Per IEC 61000-4-5, 1.2/50 μs	Bus pins and GND	±3	kV

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
V _{CC}	Supply voltage	3	5.5	V
VI	Input voltage at any bus terminal (separately or common mode) (1)	-12	12	V
V _{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)	2	V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)	0	0.8	V
V _{ID}	Differential input voltage	-12	12	V
lo	Output current, driver	-60	60	mA
I _{OR}	Output current, receiver	-8	8	mA
R _L	Differential load resistance	54		Ω
1/t _{UI}	Signaling rate: THVD1428		20	Mbps
T _A	Operating ambient temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.5 Thermal Information

		THVD1428	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8-PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	120.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.6 Power Dissipation

PARAMETER	Description	TEST CONDITIONS	VALUE	UNIT
	Driver and receiver enabled, V _{CC} = 5.5 V, T _A	Unterminated: $R_L = 300 \Omega$, $C_L = 50 pF$	350	mW
P_D	125 °C, 50% duty cycle square wave at	RS-422 load: $R_L = 100 \Omega$, $C_L = 50 pF$	290	mW
	maximum signaling rate, THVD1428	RS-485 load: R_L = 54 Ω , C_L = 50 pF	300	mW

TEXAS INSTRUMENTS

6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	S	MIN	TYP	MAX	UNIT
Driver							
V _{OD}	Driver differential output voltage magnitude	$R_L = 60 Ω$, -12 V ≤ V _{test} ≤ 12 V,	see Figure 7	1.5	3.5		V
V _{OD}	Driver differential output voltage magnitude	$R_L = 60 \Omega$, -12 V \leq V _{test} \leq 12 V, $V_{CC} \leq$ 5.5 V, see Figure 7	4.5 V ≤	2.1			V
V _{OD}	Driver differential output voltage magnitude	$R_L = 100 \Omega$, see Figure 8		2	4		V
V _{OD}	Driver differential output voltage magnitude	$R_L = 54 \Omega$, see Figure 8		1.5	3.5		V
$\Delta V_{OD} $	Change in differential output voltage			-200		200	mV
V_{OC}	Common-mode output voltage	$R_L = 54 \Omega$, see Figure 8		1	$V_{CC}/2$	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage			-200		200	mV
Ios	Short-circuit output current	DE = V_{CC} , -7 V \leq $V_O \leq$ 12 V		-250		250	mA
Receiver							
			V _I = 12 V		50	125	μΑ
I _I	Bus input current	DE = 0 V, V _{CC} = 0 V or 5.5 V	$V_I = -7 V$	-100	-65		μΑ
			V _I = -12 V	-150	-100		μΑ
V _{TH+}	Positive-going input threshold voltage	,		See ⁽¹⁾	-100	-20	mV
V_{TH-}	Negative-going input threshold voltage	Over common-mode range of ±	12 V	-200	-130	See ⁽¹⁾	mV
V_{HYS}	Input hysteresis				30		mV
$C_{A,B}$	Input differential capacitance	Measured between A and B, f =	1 MHz		220		pF
V _{OH}	Output high voltage	$I_{OH} = -8 \text{ mA}$		$V_{CC} - 0.4$	$V_{CC} - 0.3$		V
V_{OL}	Output low voltage	$I_{OL} = 8 \text{ mA}$			0.2	0.4	V
I _{OZR}	Output high-impedance current	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$		-1		1	μA
Logic							
I _{IN}	Input current (D, DE, RE)	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$		-6.2		6.2	μΑ
Device							
		Driver and receiver enabled	$\overline{RE} = 0 \text{ V},$ $DE = V_{CC},$ No load		2.4	3	mA
		Driver enabled, receiver disabled	$\overline{RE} = V_{CC},$ $DE = V_{CC},$ No load		2	2.6	mA
I _{CC}	Supply current (quiescent)	Driver disabled, receiver enabled	RE = 0 V, DE = 0V, No load		700	960	μΑ
		Driver and receiver disabled	RE = V _{CC} , DE = 0 V, D = open, No load		0.1	2	μА
T _{SD}	Thermal shutdown temperature		1		170		°C

⁽¹⁾ Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} .



www.ti.com


6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Driver: THVI	D1428					
t _r , t _f	Differential output rise / fall time			9	16	ns
t _{PHL} , t _{PLH}	Propagation delay	R_L = 54 Ω , C_L = 50 pF, see Figure 9 \overline{RE} = 0 V, see Figure 10 and Figure 11 \overline{RE} = V _{CC} , see Figure 10 and Figure 11		12	25	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				6	ns
t _{PHZ} , t _{PLZ}	Disable time			18	40	ns
t_{PZH} , t_{PZL} Enable time and Figure 11 $\overline{RE} = V_{CC}$, see Figure 10		16	40	ns		
	Enable time			2.8	11	μs
Receiver: Th	IVD1428					
t _r , t _f	Output rise / fall time			2	6	ns
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF, see Figure 12		12	45	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}				6	ns
t _{PHZ} , t _{PLZ}	Disable time			14	28	ns
t _{PZH(1)} , t _{PZL(1)} ,	,	DE = V _{CC} , see Figure 13		75	110	ns
$t_{PZH(2)},$ $t_{PZL(2)},$	Enable time	DE = 0 V, see Figure 14		4.8	14	μs

TEXAS INSTRUMENTS

6.9 Typical Characteristics





7 Parameter Measurement Information




Figure 7. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 8. Measurement of Driver Differential and Common-Mode Output With RS-485 Load




Figure 9. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays




Figure 10. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




Figure 11. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load

SLLSFG3 – MAY 2020 www.ti.com

Parameter Measurement Information (continued)




Figure 12. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




Figure 13. Measurement of Receiver Enable/Disable Times With Driver Enabled




Figure 14. Measurement of Receiver Enable Times With Driver Disabled



www.ti.com

Detailed Description

8.1 Overview

THVD1428 is surge-protected, half duplex RS-485 transceiver suitable for data transmission up to 20 Mbps. Surge protection is achieved by integrating transient voltage suppresser (TVS) diodes in the standard 8-pin SOIC (D) package.

The device has active-high driver enable and active-low receiver enable. A standby current of less than 2 µA can be achieved by disabling both driver and receiver.

8.2 Functional Block Diagrams




Figure 15. THVD1428 Block Diagram

8.3 Feature Description

8.3.1 Electrostatic Discharge (ESD) Protection

The bus pins of the THVD1428 transceiver includes on-chip ESD protection against ±16-kV HBM and ±4-kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, C(S), and 78% lower discharge resistance, R(D), of the IEC model produce significantly higher discharge currents than the HBM model. As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.




Figure 16. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables.

SLLSFG3 –MAY 2020 www.ti.com

TEXAS INSTRUMENTS

Feature Description (continued)

8.3.2 Electrical Fast Transient (EFT) Protection

Inductive loads such as relays, switch contactors, or heavy-duty motors can create high-frequency bursts during transition. The IEC 61000-4-4 test is intended to simulate the transients created by such switching of inductive loads on AC power lines. Figure 17 shows the voltage waveforms in to $50-\Omega$ termination as defined by the IEC standard.




Figure 17. EFT Voltage Waveforms

Internal ESD protection circuits of the THVD1428 protect the transceiver against EFT ±4 kV.

8.3.3 Surge Protection

Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 18 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.

www.ti.com

Feature Description (continued)




Figure 18. Power Comparison of ESD, EFT, and Surge Transients

Figure 19 shows the test setup used to validate THVD1428 surge performance according to the IEC 61000-4-5 1.2/50-μs surge pulse.




Figure 19. THVD1428 Surge Test Setup

THVD1428 is robust to ±3-kV surge transients without the need for any external components.

8.3.4 Failsafe Receiver

The differential receiver of THVD1428 is failsafe to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

SLLSFG3-MAY 2020 www.ti.com

STRUMENTS

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse: B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor of 2-M Ω to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT ENABLE OUTPUTS FUNCTION D DE В Α Н Н Н ı Actively drive bus high L Н L Н Actively drive bus low Χ L Ζ Z Driver disabled Driver disabled by default Χ **OPEN** Ζ Ζ **OPEN** Н L Н Actively drive bus high by default

Table 1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is higher than the positive input threshold, V_{TH+} , the receiver output, R, turns high. When V_{ID} is lower than the negative input threshold, V_{TH-} , the receiver output, R, turns low. If V_{ID} is between V_{TH+} and $V_{TH_{-}}$ the output is indeterminate.

When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

DIFFERENTIAL INPUT ENABLE OUTPUT **FUNCTION** RE $V_{ID} = V_A - V_B$ R $V_{TH+} < V_{ID}$ Н Receive valid bus high $V_{TH-} < V_{ID} < V_{TH+}$? L Indeterminate bus state L $V_{ID} < V_{TH}$ L Receive valid bus low Н Ζ Χ Receiver disabled Z Χ **OPEN** Receiver disabled by default Open-circuit bus Н Fail-safe high output L Short-circuit bus L Н Fail-safe high output Н Fail-safe high output Idle (terminated) bus L

Product Folder Links: THVD1428

Table 2. Receiver Function Table

Submit Documentation Feedback

SLLSFG3-MAY 2020

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

THVD1428 is a half-duplex RS-485 transceiver with integrated system-level surge protection. Standard 8-pin SOIC (D) package allows drop-in replacement into existing systems and eliminate system-level protection components.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T, whose value matches the characteristic impedance, Z₀, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 20. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

SLLSFG3 –MAY 2020 www.ti.com

TEXAS INSTRUMENTS

(1)

Typical Application (continued)




Figure 21. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 20 Mbps for the THVD1428) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light $(3 \times 10^8 \text{ m/s})$
- *v* is the signal velocity of the cable or trace as a factor of *c*

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD1428 device consists of 1/8 UL transceiver, connecting up to 256 receivers to the bus is possible.



www.ti.com

Typical Application (continued)

9.2.2 Detailed Design Procedure

RS-485 transceivers operate in noisy industrial environments typically require surge protection at the bus pins. Figure 22 compares 1-kV surge protection implementation with a regular RS-485 transceiver (such as THVD14x0) against with the THVD1428. The internal TVS protection of the THVD1428 achieves ±3 kV IEC 61000-4-5 surge protection without any additional external components, reducing system level bill of materials.





Figure 22. Implementation of System-Level Surge Protection Using THVD1428

SLLSFG3 –MAY 2020 www.ti.com

TEXAS INSTRUMENTS

Typical Application (continued)

9.2.3 Application Curves



 $V_{CC} = 5 \text{ V}$ 54- Ω Termination

 $T_A = 25^{\circ}C$

Figure 23. THVD1428 Waveforms at 20 Mbps

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

Submit Documentation Feedback

11 Layout

www.ti.com

11.1 Layout Guidelines

Additional external protection components generally are not needed when using THVD1428 transceivers.

- 1. Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 2. Use at least two vias for V_{CC} and ground connections of decoupling capacitors to minimize effective via-inductance.
- 3. Use 1-k Ω to 10-k Ω pull-up and pull-down resistors for enable lines to limit noise currents in theses lines during transient events.

11.2 Layout Example




Figure 24. Half-Duplex Layout Example

SLLSFG3 - MAY 2020 www.ti.com



12 Device and Documentation Support

12.1 Device Support

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
THVD1428DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1428	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1428DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 17-May-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1428DR	SOIC	D	8	2500	346.0	346.0	29.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated