Advance Info



# **TF2011M**

#### High-Side and Low-Side Gate Driver

#### **Features**

- Floating high-side driver in bootstrap operation to 200V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.0A source / 1.0A sink output current capability
- Outputs tolerant to negative transients
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

#### **Description**

The TF2011M is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF2011's high side to switch to 200V in a bootstrap operation.

The TF2011M logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF2011M is offered in a SOIC-8(N) package and operates over an extended -40  $^\circ\rm C$  to +125  $^\circ\rm C$  temperature range.

## **Applications**

- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers




SOIC-8(N)

#### **Ordering Information**

-		Y	ear Year Week Week
PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2011M-TAU	SOIC-8(N)	Tube / 100	TF2011M
TF2011M-TAH	SOIC-8(N)	T&R / 2500	Lot ID

## **Typical Application**



www.tfsemi.com


Rev 1.1

Advance Info



# TF2011M

### High-Side and Low-Side Gate Driver






# **Pin Descriptions**

PIN NAME	PIN NUMBER	PIN DESCRIPTION
HIN	1	Logic input for high-side gate driver output, in phase with HO.
LIN	2	Logic input for low-side gate driver output, in phase with LO.
СОМ	3	Low-side and logic return
LO	4	Low-side gate drive output
V <sub>cc</sub>	5	Low-side and logic fixed supply
V <sub>s</sub>	6	High-side floating supply return
НО	7	High-side gate drive output
V <sub>B</sub>	8	High-side floating supply

### **Functional Block Diagram**





#### ida and Law Cida Cata Driver

## Absolute Maximum Ratings (NOTE1)

$V_{B}$ - High side floating supply voltage0.3V to +224V
$V_s$ - High side floating supply offset voltageV <sub>B</sub> -24V to V <sub>B</sub> +0.3V
$V_{HO}$ -Highside floating output voltageV <sub>s</sub> -0.3V to V <sub>B</sub> +0.3V
$dV_s/dt$ - Offset supply voltage transient50 V/ns

V <sub>cc</sub> - Low-side fixed supply voltage	0.3V to +24V
V <sub>10</sub> - Low-side output voltage	0.3V to V <sub>cc</sub> +0.3V
V <sub>IN</sub> - Logic input voltage (HIN and LIN)	0.3V to $V_{cc}^{cc}$ +0.3V

**NOTE1** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### High-Side and Low-Side Gate Driver

$P_D$ - Package power dissipation at $T_A \le 25 \text{ °C}$ SOIC-8	0.625W
SOIC-8(N) Thermal Resistance <b>(NOTE2)</b> θ <sub>ιΔ</sub>	
OJA	200 0, 11

T <sub>1</sub> - Junction operating temperature	+150 °C
T <sub>1</sub> - Lead Temperature (soldering, 10 seconds)	+300 °C
T <sub>sta</sub> - Storage temerature	-55 to 150 °C

**NOTE2** When mounted on a standard JEDEC 2-layer FR-4 board.

#### **Recommended Operating Conditions**

Symbol	Parameter	MIN	MAX	Unit
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>s</sub> + 10	V <sub>s</sub> + 20	V
Vs	High side floating supply offset voltage	NOTE3	200	V
V <sub>HO</sub>	High side floating output voltage	Vs	V <sub>B</sub>	V
V <sub>cc</sub>	Low side fixed supply voltage	10	20	V
V <sub>LO</sub>	Low side output voltage	0	V <sub>cc</sub>	V
V <sub>IN</sub>	Logic input voltage (HIN and LIN)	0	5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

**NOTE3** Logic operational for VS of -5V to +200V.



# High-Side and Low-Side Gate Driver

#### DC Electrical Characteristics (NOTE4)

 $V_{\text{BIAS}}(V_{\text{CC}},V_{\text{BS}})$  = 15V,  $T_{\text{A}}$  = 25 °C , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	МАХ	Unit
V <sub>IH</sub>	Logic "1" input voltage	$V_{cc} = 10V \text{ to } 20V$	2.5			
V <sub>IL</sub>	Logic "0" input voltage	NOTE5			0.8	
V <sub>он</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	$I_0 = 0A$			1.4	
V <sub>ol</sub>	Low level output voltage, V <sub>o</sub>	$I_0 = 20 \text{mA}$			0.2	V
LK	Offset supply leakage current	VB = VS = 200V			50	
BSQ	Quiescent V <sub>BS</sub> supply current	$V_{IN} = 0V \text{ or } 5V$		60	150	μΑ
CCQ	Quiescent V <sub>cc</sub> supply current	$V_{IN} = 0V \text{ or } 5V$		120	240	μΑ
IN+	Logic "1" input bias current	V <sub>IN</sub> = 5V		25	60	
IN-	Logic "0" input bias current	V <sub>IN</sub> =0V			5.0	μΑ
V <sub>BSUV+</sub>	V <sub>BS</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	
V <sub>BSUV-</sub>	V <sub>BS</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	V
V <sub>CCUV+</sub>	V <sub>cc</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	-
V <sub>CCUV-</sub>	V <sub>cc</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	
0+	Output high short circuit pulsed current	$V_0 = 0V$ , PW $\leq 10 \ \mu s$		1.0		
0-	Output low short circuit pulsed current	$V_0 = 15V$ , PW $\leq 10 \ \mu s$		1.0		A

**NOTE4** The  $V_{IV}$   $V_{TV}$  and  $I_{N}$  parameters are applicable to the two logic input pins: LIN and HIN. The  $V_{0}$  and  $I_{0}$  parameters are applicable to the respective output pins: HO and LO.

NOTES For optimal operation, it is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 240ns minimum.




# **TF2011M** High-Side and Low-Side Gate Driver

# **AC Electrical Characteristics** $V_{BIAS}(V_{CC'}, V_{BS}) = 15V, C_{L} = 1000 \text{pF}, \text{ and } T_{A} = 25 \text{ °C}$ , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
t <sub>on</sub>	Turn-on propogation delay	$V_s = 0V$		120		
t <sub>off</sub>	Turn-off propogation delay	$V_s = 0V \text{ or } 200V$		120		
t <sub>DM</sub>	Delay matching, HS & LS turn-on/off				20	
t <sub>r</sub>	Turn-on rise time			30		ns
t <sub>f</sub>	Turn-off fall time	$V_s = 0V$		30		



High-Side and Low-Side Gate Driver






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions




Figure 3. Switching Time Waveform Definitions



High-Side and Low-Side Gate Driver

### **Application Information**




Figure 4. Single phase (of four) for Stepper motor driver application using the TF2011M

RRG1 and RRG2 values are typically between  $0\Omega$  and  $10\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $10\Omega$  is used in this example.

**R**G1 and RG2 values are typically between  $10\Omega$  and  $100\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $50\Omega$  is used in this example.

**R**B1 value is typically between  $3\Omega$  and  $20\Omega$ , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging;  $10\Omega$  is used in this example. Also DB should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.


It is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum (for VDD=15V) with a minimum pulse width of 240ns.




High-Side and Low-Side Gate Driver

# Package Dimensions (SOIC-8 N)

Please contact support@tfsemi.com for package availability.






C 0.15.0040 C 40 00 0.15.0040 C 0.15.0040 C 40 00 0.15.0040 C 0.15.0040 C 40 00 0.10-0.25 0.10-

NOTES: UNLESS OTHERWISE SPECIFIED

1. REFERENCE JEDEC REGISTRATION MS-012, VARIATION AA.



CONTROLLING DIMENSION IS MILLIMETER VALUES IN [ ] ARE INCHES DIMENSIONS IN [ ] FOR REFERENCE ONLY

Advance Info

TF2011M



#### High-Side and Low-Side Gate Driver

Rev.	Change	Owner	Date
1.0	Initial release Advance Info document	Duke Walton	3/13/2021
1.1	Add Applications Information page.	Keith Spaulding	9/1/2022

#### **Important Notice**

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2021 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.