




## Features

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- 1.9A source / 2.3A sink output current capability
- Outputs tolerant to negative transients
- Wide low side gate driver supply voltage: 10V to 20V
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range: -40°C to +125°C

#### **Applications**

- Motor Drivers
- Motor Controls
- DC-DC Converters
- Class D Power Amplifiers

## **Typical Application**



## **Description**

The TF21814M is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF21814M's high side to switch to 600V in a bootstrap operation.

High-Side and Low-Side Gate Driver

The TF21814M logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF21814M is offered in PDIP-14 and SOIC-14(N) packages and operate over an extended -40  $^{\circ}$ C to +125  $^{\circ}$ C temperature range.





PDIP-14

## SOIC-14(N)


#### **Ordering Information**

Year Year Week Week

PART NUMBER	PACKAGE	PACK / Qty	MARK
TF21814M-3BS	PDIP-14	Tube / 25	YYWW TF21814M Lot ID
TF21814M-TUU	SOIC-14(N)	Tube / 50	YYWW
TF21814M-TUH	SOIC-14(N)	T&R / 2500	TF21814M Lot ID

www.tfsemi.com Rev. 1.2






Top View: PDIP-14, SOIC-14

## **Pin Descriptions**

PIN NAME	PIN NUMBER	PIN DESCRIPTION
HIN	1	Logic input for high-side gate driver output, in phase with HO.
LIN	2	Logic input for low-side gate driver output, in phase with LO.
V <sub>ss</sub>	3	Logic return
NC	4, 8, 9, 10, 14	No Connect
COM	5	Low-side return
LO	6	Low-side gate drive output
V <sub>cc</sub>	7	Low-side and logic fixed supply
V <sub>s</sub>	11	High-side floating supply return
НО	12	High-side gate drive output
V <sub>B</sub>	13	High-side floating supply

## **Functional Block Diagram**





## **Absolute Maximum Ratings (NOTE1)**

V <sub>B</sub> - High side floating supply voltage	0.3V to +624V
V <sub>s</sub> - High side floating supply offset voltag	$eV_B$ -24V to $V_B$ +0.3V
V <sub>HO</sub> -High side floating output voltage	$V_{s}$ -0.3V to $V_{B}$ +0.3V
dV <sub>s</sub> /dt-Offset supply voltage transient	50 V/ns
V <sub>cc</sub> -Low-side fixed supply voltage	0.3V to +24V
V <sub>ss</sub> - Logic supply offset voltage	$V_{cc}$ -24V to $V_{cc}$ +0.3V
V <sub>10</sub> - Low-side output voltage	0.3V to $V_{cc}$ +0.3V
V <sub>IN</sub> - Logic input voltage (HIN and LIN)	0.3V to $V_{cc}^{-1}$ +0.3V

**NOTE1** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$P_D$ - Package power dissipation at $T_A \le 25$ °C	
SOIC-14	1.0W
PDIP-14	1.6W
SOIC-14(N) Thermal Resistance (NOTE2)	
$\theta_{JA}$	120°C/W
PDIP-14 Thermal Resistance (NOTE2)	
$ heta_{JA}$	75°C/W
- JA	
T <sub>1</sub> - Junction operating temperature	+150 °C
T <sub>1</sub> - Lead Temperature (soldering, 10 seconds)	+300°C
T <sub>stq</sub> - Storage temerature	
· stg	22 13 130 €

**NOTE2** Thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

## **Recommended Operating Conditions**

Symbol	Parameter	MIN	MAX	Unit
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>s</sub> + 10	V <sub>s</sub> + 20	V
V <sub>s</sub>	High side floating supply offset voltage	NOTE3	600	V
V <sub>HO</sub>	High side floating output voltage	V <sub>s</sub>	V <sub>B</sub>	V
V <sub>cc</sub>	Low side fixed supply voltage	10	20	V
V <sub>LO</sub>	Low side output voltage	СОМ	V <sub>cc</sub>	V
V <sub>IN</sub>	Logic input voltage (HIN and LIN)	V <sub>ss</sub>	5	V
V <sub>ss</sub>	Logic Ground	-5	+5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

**NOTE3** Logic operational for VS of -5V to +600V.



## **DC Electrical Characteristics** (NOTE4)

 $V_{\text{BIAS}}(V_{\text{CC}},V_{\text{BS}}) = 15\text{V}, T_{\text{A}} = 25~^{\circ}\text{C}$  , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
V <sub>IH</sub>	Logic "1" input voltage	V <sub>CC</sub> = 10V to 20V	2.5			
V <sub>IL</sub>	Logic "0" input voltage	NOTE5			0.8	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	$I_O = OA$			1.4	V
V <sub>OL</sub>	Low level output voltage, V <sub>o</sub>	I <sub>o</sub> = 20mA			0.2	
I <sub>LK</sub>	Offset supply leakage current	VB = VS = 600V			50	
I <sub>BSQ</sub>	Quiescent V <sub>BS</sub> supply current	V <sub>IN</sub> = 0V or 5V	20	60	150	μΑ
I <sub>ccq</sub>	Quiescent V <sub>CC</sub> supply current	V <sub>IN</sub> = 0V or 5V	50	120	240	μΑ
I <sub>IN+</sub>	Logic "1" input bias current	V <sub>IN</sub> = 5V		25	60	
I <sub>IN-</sub>	Logic "0" input bias current	V <sub>IN</sub> = 0V			5.0	μΑ
$V_{BSUV}$	V <sub>BS</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	
$V_{BSUV}$	V <sub>BS</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	V
$V_{\text{CCUV+}}$	V <sub>CC</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	
V <sub>CCUV</sub> -	V <sub>CC</sub> supply under-voltage negative going threshold		7.4	8.2	9.0	
I <sub>0+</sub>	Output high short circuit pulsed current	$V_0 = 0V, PW \le 10 \ \mu s$	1.4	1.9		
I <sub>0-</sub>	Output low short circuit pulsed current	$V_0 = 15V, PW \le 10 \mu s$	1.8	2.3		A


**NOTE4** The  $V_{INV}V_{THV}$  and  $I_{INV}$  parameters are applicable to the two logic input pins: LIN and HIN. The  $V_0$  and  $I_0$  parameters are applicable to the respective output pins: HO and LO.

**NOTE5** For optimal operation, it is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 440ns minimum.



AC Electrical Characteristics  $V_{BIAS}(V_{CC}, V_{BS}) = 15V, C_L = 1000 pF, and T_A = 25 \, ^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t <sub>on</sub>	Turn-on propogation delay	$V_S = 0V$		180	270	
t <sub>off</sub>	Turn-off propogation delay	V <sub>s</sub> = 0V or 600V		220	330	
t <sub>DM</sub>	Delay matching, HS & LS turn-on/off				35	
t <sub>r</sub>	Turn-on rise time			40	60	ns
t <sub>f</sub>	Turn-off fall time	$V_s = 0V$		20	35	






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions




Figure 3. Switching Time Waveform Definitions



#### **Application Information**




Figure 4. Primary side of Full Bridge converter using TF21814M

- RRG1, RRG2, RRG3, and RRG4 values are typically between  $0\Omega$  and  $10\Omega$ , exact value decided by MOSFET junction capacitance and drive current of gate driver;  $10\Omega$  is used in this example.
- It is **highly recommended** that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum (for VDD=15V) with a minimum pulse width of 440ns.
- **RG1**, RG2, RG3, and RG4 values are typically between 20Ω and 100Ω, exact value decided by MOSFET junction capacitance and drive current of gate driver;  $50\Omega$  is used in this example.
- RB1 and RB2 value is typically between  $3\Omega$  and  $20\Omega$ , exact value depending on bootstrap capacitor value and amount of current limiting required for bootstrap capacitor charging;  $10\Omega$  is used in this example. Also DB1 and DB2 should be an ultra fast diode of 1A rating minimum and voltage rating greater than system operating voltage.

# **Typical Performance Graphs** $V_{CC} = 15V$ , $T_A = 25 \, ^{\circ}\text{C}$ , unless otherwise specified.




Figure 5. Turn on propagation delay vs. supply voltage




Figure 7. Turn off propagation delay vs. supply voltage




Figure 9. Rise time delay vs. supply voltage




Figure 6. Turn on propagation delay vs. tempearture




Figure 8. Turn off propagation delay vs. temperature




Figure 10. Rise time vs. temperature




Figure 11. Fall time vs. supply voltage




Figure 13. Quiescent current vs. supply voltage




Figure 15. Delay Matching vs. supply voltage




Figure 12. Fall time vs. temperature




Figure 14. Quiescent current vs. temperature




Figure 16. Delay Matching vs. temperture






Figure 17. Output source current vs. supply voltage




Figure 19. Output sink current vs. temperature




Figure 21. Logic 1 input voltage vs. supply voltage




Figure 18. Output source current vs. temperature




Figure 20. Output sink current vs. temperature




Figure 22. Logic 1 input voltage vs. temperature




Figure 23. Logic 0 input voltage vs. supply voltage




Figure 25. VCC UVLO vs. temperature




Figure 27. Offset supply leakage current vs. temperature




Figure 24. Logic 0 input voltage vs. temperature





Figure 26. VBS UVLO vs. temperature



## **Package Dimensions (SOIC-14 N)**


Please contact support@tfsemi.com for package availability.

П	REV	DESCRIPTION	DATE	BY	REV	DESCRIPTION	DATE	
	M	UPDATE FOOT LENGTH MEASUREMENT METHOD	04SEPT06	AGUS S/PE	J	CHANGE FR .035/.045 & FR .045/.055 CHANGE PIN 1 DIA FR #.045 & ADD #.020 TYP	07FEB01	^
1	N	CHANGE COMPANY NAME & LOGO			┢	UPDATE TABLE, REMOVE CONVENTIONAL	29APR03	Η.
	"	REMOVE "GULL WING " FROM TITLE UPDATE 16L VARIATION	13JUN08	AGUS S/PE		MOLD COLUMN	29APR03	L #/
					L	UPDATE TABLE, REMOVE MGP MOLD FOR OBN SOIC STANDARD LEAD FRAME	01JUL04	SI





ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTE

- 1. "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE.
- 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! ( SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. ( REFER TO TABLE FOR OPTION ).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E



		٦.	/ADIA T		MGP MOLD				
	N	D VARIATION			STAN	IDARD	MAT	RIX	
	IN	MIN	NOM	мах	PIN 1 I.D.	EJECT PIN	PIN 1 I.D.	EJECT PIN	
	08	0.189	0.193	0.196	N/A		YES	YES	
	14	0.337	0.339	0.344	YES	NO	YES	YES	
▲	16	0.386	0.390	0.393	N/A		YES	YES	










## **Package Dimensions (PDIP-14)**


Please contact support@tfsemi.com for package availability.


#### ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED











Note: Drawing conforms to jedec ref. MS-001 rev D



Rev.	Change	Owner	Date
1.0	First release, Final datasheet	Keith Spaulding	8/3/2020
1.1	Add Applications Informations page	Raj Selvarag	9/20/2021
1.2	Add Typical Performance Graphs	Keith Spaulding	9/27/2022

#### **Important Notice**

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2020 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com.