



All-In-One, 3A, Battery Charger with 3A Boost Current with Independent Torch-On and BATT\_UVLO Latch-Off Funtion

### The Future of Analog IC Technology

#### DESCRIPTION

The MP2632B is a highly integrated, flexible, switch-mode battery charger with system power-path management designed for single-cell Li-ion or Li-polymer batteries for use in a wide range of applications.

The MP2632B can operate in both charge mode and boost mode to allow for full-system and battery-power management.

The MP2632B has an integrated VIN-to-SYS pass-through path to pass the input voltage to the system. The pass-through path has built-in over-voltage (OVP) and over-current protection (OCP) and a higher priority over the charging path.

When the input power is present, the MP2632B operates in charge mode. The MP2632B detects the battery voltage automatically and charges the battery in three phases: trickle current, constant current, and constant voltage. Other features include charge termination and auto-recharge. The MP2632B also integrates both input current limit and input voltage regulation to manage the input power and prioritize the system load.

In the absence of an input source, the MP2632B switches to boost mode through PB to power SYS from the battery. In boost mode, the OLIM pin programs the output current limit, and the MP2632B turns off at light load automatically. The MP2632B also allows for output short-circuit protection (SCP) to disconnect the battery completely from the load in the event of a short-circuit fault. Normal operation resumes once the short-circuit fault is removed.

A 4-LED driver is integrated for voltage-based fuel gauge indication. Together with torch-light control, the MP2632B provides an all-in-one solution for power banks and similar applications without an external microcontroller.

The MP2632B is available in a QFN-26 (4mmx4mm) package.

#### **FEATURES**

- Up to 20V Sustainable Input Voltage
- 4.65V to 6V Operating Input Voltage Range
- Power Management Function, Integrated Input Current Limit, Input Voltage Regulation
- Up to 3A Programmable Charge Current
- Trickle-Charge Function
- Selectable 4.2V / 4.35V / 4.45V Charge Voltage with 0.5% Accuracy
- 4-LED Driver for Battery Fuel Gauge Indication
- Automatic Turn-Off at Light Load
- Input Source Detection
- Output Source Signaling
- Independent Torch-Light Control
- Negative Temperature Coefficient Pin (NTC) for Battery Temperature Monitoring
- Programmable Timer Back-Up Protection
- Thermal Regulation and Thermal Shutdown
- Internal Battery Reverse Leakage Blocking
- Integrated Over-Voltage Protection (OVP) and Over-Current Protection (OCP) for Pass-Through Path
- Reverse Boost Operation Mode for System Power
- Up to 3.0A Programmable Output Current Limit for Boost Mode
- Integrated Short-Circuit Protection (SCP) and Output Over-Voltage Protection (OVP) for Boost Mode
- Available in a QFN-26 (4mmx4mm) Package


#### **APPLICATIONS**

- Sub-Battery Applications
- Power-Bank Applications for Smartphones
- Tablets and Other Portable Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



### **TYPICAL APPLICATION**



**Table 1: Operation Mode Control** 

V <sub>IN</sub> (V)	PB	Operation Mode	Q1, Q2	Q3	Q4
V <sub>BATT</sub> + 300mV < V <sub>IN</sub> < 6V	X	Charging	On	SW	SW
V <sub>IN</sub> < V <sub>BATT</sub> + 300mV	From H to L for >1.5ms	Discharging (boost)	Off	SW	SW
V <sub>IN</sub> > 6V	X	OVP	Off	Off	Off
V <sub>IN</sub> < 2V	H or L	Sleep	Off	Off	Off

#### KEY:

X: Don't care On: fully on Off: fully off SW: switching



#### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2632BGR	QFN-26 (4mmx4mm)	See Below

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g.: MP2632BGR-Z)

#### **TOP MARKING**


MPSYWW M2632B LLLLLL

MPS: MPS prefix Y: Year code WW: Week code

M2632B: Product code of MP2632BGR

LLLLLL: Lot number

#### PACKAGE REFERENCE



© 2018 MPS. All Rights Reserved.



## **PIN FUNCTIONS**

	Nome		Description
P/N	Name	1/0	Description
1	PGND	Power	Power ground.
2	SW	Power	Switch output node. Do not place vias on the SW plane during the PCB layout.
3, 4	SYS	Power	System output. Place a minimum 22μF ceramic capacitor as close to SYS and PGND as possible. The total capacitance should not be lower than 44μF.
5	VIN	Power	<b>Adapter input.</b> Place a bypass capacitor close to VIN to prevent large input voltage spikes.
6	DM1	I	Negative pin of the input USB data line pair. DM1 together with DP1 implements USB host/charging port detection automatically.
7	DP1	_	<b>Positive pin of the input USB data line pair.</b> DP1 together with DM1 implements USB host/charging port detection automatically.
8	тс	0	<b>Torch-control output.</b> TC is an open-drain structure. The internal driver MOSFET is on when PB is pulled low for more than 1.5ms twice within one second.
9	ILIM	_	<b>Input current set.</b> Connect ILIM to GND with an external resistor to program the input current limit in charge mode.
10	DM2	0	<b>Negative pin of the output USB data line pair.</b> DM2 together with DP2 provides the correct voltage signal for attached portable equipment to perform DCP detection automatically.
11	DP2	0	<b>Positive pin of the output USB data line pair.</b> DP2 together with DM2 provides the correct voltage signal for attached portable equipment to perform DCP detection automatically.
			Push button input. Connect a push button from PB to AGND. PB is pulled up by a resistor internally. When PB is set from high to low for more than 1.5ms, the boost is enabled and latched if V <sub>IN</sub> is not available.  LED1-4 are on for five seconds whenever PB is set from high to low for more than 1.5ms.
12	РВ	I	If PB is set from high to low for more than 1.5ms twice within one second and the torch light is off, the torch light drive MOSFET is on and latched. However, if PB is set from high to low for more than 1.5ms twice within one second and the torch drive MOSFET is on, the torch light drive MOSFET turns off.
			If PB is set from high to low for more than 2.5 seconds, this is defined as a long push, and boost is shut down manually.
13	TMR	_	<b>Oscillator period timer.</b> Connect a timing capacitor between TMR and GND to set the oscillator period. Short TMR to GND to disable the timer function.
14	ISET	Ι	<b>Programmable charge current.</b> Connect an external resistor to GND to program the charge current.
15	OLIM	_	<b>Programmable output current limit for boost mode.</b> Connect an external resistor to GND to program the system current in boost mode.
16	VCC	I	<b>Internal circuit power supply.</b> Bypass VCC to GND with a ceramic capacitor no higher than 100nF. VCC <i>cannot</i> carry an external load higher than 5mA.
17	AGND	I/O	Analog ground.
18	VNTC	0	<b>Pull-up voltage source for the NTC function.</b> VNTC is connected to VCC through an internal MOSFET. VNTC is disconnected from VCC during sleep mode. VNTC should be the pull-up voltage of the external NTC resistive divider.
19	NTC	ļ	Negative temperature coefficient (NTC) thermistor.
20	VB	I	<b>Programmable battery regulation voltage.</b> Leave VB floating for 4.2V. Connect VB to logic high for 4.45V. Connect VB to GND for 4.35V.



## PIN FUNCTIONS (continued)

		-	
P/N	Name	I/O	Description
21	BATT	I	Positive battery terminal/battery charge current sense negative input.
22	CSP	I	Battery charge current sense positive input.
23	LED4	0	<b>Fuel gauge indication.</b> LED4 together with LED1, LED2, and LED3 implements the voltage-based fuel gauge indication.
24	LED3	0	<b>Fuel gauge indication.</b> LED3 together with LED1, LED2, and LED4 implements the voltage-based fuel gauge indication.
25	LED2	0	<b>Fuel gauge indication.</b> LED2 together with LED1, LED3, and LED4 implements the voltage-based fuel gauge indication.
26	LED1	0	<b>Fuel gauge indication.</b> LED1 together with LED2, LED3, and LED4 implements the voltage-based fuel gauge indication.

© 2018 MPS. All Rights Reserved.



ABSOLUTE MAXIMUM RATING	GS (1)
VIN to PGND0.3V t	
SYS to PGND0.3V to	o +6.5\
SW to PGND0.3V (-2V for 20ns) to	o +6.5\
BATT to PGND0.3V to	o +6.5\
All other pins to AGND0.3V to	ი +6.5∖
Continuous power dissipation ( $T_A = +25^{\circ}$	C) <sup>(2)</sup>
Junction temperature	
Lead temperature (solder)	260°C
Storage temperature65°C to	+150°C
Recommended Operating Condition	ns <sup>(3)</sup>
Supply voltage (V <sub>IN</sub> )4.65V (4)	to +6\
I <sub>IN</sub>	ip to $3A$
l <sub>SYS</sub> u	
lccu	ip to 3A
V <sub>BATT</sub> up to	
Operating junction temp. (T <sub>1</sub> )40°C to	+125°C

# **Thermal Resistance** (5) **θ**<sub>JA</sub> **θ**<sub>JC</sub> QFN-26 (4mmx4mm).......44.......9... °C/W

#### NOTES

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J$  (MAX)- $T_A$ )/ $\theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) To charge a battery completely,  $V_{\text{IN\_MIN}}$  should satisfy  $V_{\text{SYS}}$  and be 450mV higher than the  $V_{\text{BATT\_REG}}$  threshold.
- 5) Measured on JESD51-7, 4-layer PCB.



### **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 5.0V, RS1 = 10m $\Omega$ ,  $T_A$  = +25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
VIN-to-SYS N-FET on resistance	Rvin to sys	VCC = 5V	47	55	62	mΩ
High-side P-FET on resistance	R <sub>H_DS</sub>	VCC = 5V	18	26	31	mΩ
Low-side N-FET on resistance	R <sub>L_DS</sub>	VCC = 5V	18	26	31	mΩ
High-side P-FET peak current	las w vo	CC charge mode/boost mode	5.7	7	9.0	Α
limit	IPEAK_HS	TC charge mode	1.9	2.3	3.0	Α
Low-side N-FET peak current limit	IPEAK_LS		6.4	8.0	9.6	А
Switching frequency	Fsw		500	600	800	kHz
VCC UVLO	Vcc_uvlo		1.96	2.16	2.36	V
VCC UVLO hysteresis				100		mV
Charge Mode						
Input quiescent current	l <sub>IN</sub>	Charge mode, I <sub>SYS</sub> = 0, battery float		1.8	2.5	mA
		$R_{ILIM} = 88.7k\Omega$	380	435	490	
Input current limit for DCP	I <sub>IN_LIMIT</sub>	$R_{ILIM} = 49.9k\Omega$	740	820	900	mA
		$R_{ILIM} = 14.7k\Omega$	2580	2840	3100	
Input current limit for SDP	I <sub>USB</sub>	SDP is detected using DP1/ DM1 detection	400	450	500	mA
Input over-voltage protection	V <sub>IN_OVP</sub>	V <sub>IN</sub> rising	5.75	6.0	6.2	V
V <sub>IN_OVP</sub> hysteresis		V <sub>IN</sub> falling		250		mV
Input under-voltage lockout	V <sub>IN_UVLO</sub>	V <sub>IN</sub> falling	3.15	3.30	3.45	V
Vuvlo hysteresis		V <sub>IN</sub> rising		155		mV
Input over-current threshold	I <sub>IN_OCP</sub>			5		Α
Input over-current blanking time (6)	TINOCBLK			200		μs
Input over-current recover time (6)	TINRECVR			150		ms
		Connect VB to GND	4.328	4.350	4.372	
Battery regulation (charge full) voltage	$V_{BATT\_REG}$	Leave VB floating	4.179	4.200	4.221	V
voltage		Connect VB to VCC	4.428	4.450	4.472	
		Connect to VB to GND	4.10	4.16	4.22	
Recharge threshold	$V_{RECH}$	Leave VB floating	3.95	4.02	4.08	V
		Connect VB to VCC	4.19	4.26	4.32	
		Connect VB to GND	3.00	3.07	3.13	
Trickle charge voltage threshold	V <sub>BATT_TC</sub>	Leave VB floating	2.90	2.96	3.02	V
		Connect VB to VCC	3.07	3.14	3.2	

© 2018 MPS. All Rights Reserved.



# ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V$ , RS1 = $10m\Omega$ , $T_A = +25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Trickle charge hysteresis				220		mV
Battery over-voltage threshold	V <sub>BOVP</sub>	As a percentage of V <sub>BATT_REG</sub>	101.5 %	103.5 %	105.5 %	V <sub>BATT</sub> _
		RS1 = $10m\Omega$ , $R_{ISET} = 150k\Omega$	900	1000	1100	
Fast charge (CC) current	Icc	RS1 = $10m\Omega$ , $R_{ISET} = 75k\Omega$	1800	2000	2200	mA
		RS1 = $10m\Omega$ , $R_{ISET} = 49.9k\Omega$	2700	3000	3300	
Trickle charge current	Itc		90	280	400	mA
Termination charge current	ITERM	$RS1 = 10m\Omega$	90	200	300	mA
Input voltage regulation reference	V <sub>REG</sub>		4.55	4.65	4.75	V
Boost Mode						
SYS voltage range		I <sub>SYS</sub> = 100mA	5.0	5.1	5.2	V
Boost SYS over-voltage protection threshold	V <sub>SYS(OVP)</sub>	Threshold over V <sub>SYS</sub> to turn off the converter during boost mode	5.6	5.8	6.0	V
SYS over-voltage protection threshold hysteresis		Vsys falling from Vsys(ovp)		330		mV
Boost quiescent current	I <sub>Q_BOOST</sub>	Isys = 0, boost mode, in test mode with auto-off disabled			1.65	mA
December of the board output		RS1 = $10m\Omega$ , $R_{OLIM} = 150k\Omega$	0.9	1.0	1.1	
Programmable boost output current-limit accuracy	lolім	RS1 = $10m\Omega$ , R <sub>OLIM</sub> = $60.4k\Omega$	2.34	2.50	2.66	Α
carrent minic accuracy		RS1 = $10m\Omega$ , R <sub>OLIM</sub> = $49.9k\Omega$	2.8	3.0	3.2	
SYS over-current blanking time (6)	TSYSOCBLK			150		μs
SYS over-current recover time (6)	TSYSRECVR			1.5		ms
System load to turn off boost	I <sub>NOLOAD</sub>	Battery current in boost mode	50	85	120	mA
Light-load blanking time (6)				16		S
		During boost, VBATT falling	2.76		2.98	V
Weak battery latch threshold	VBATT_UVLO	After charge, before boost starts, in open loop, SYS = 5.2V, ramp up V <sub>BATT</sub> and push PB	3.295			V
Sleep Mode						
Battery leakage current	I <sub>LEAKAGE</sub>	V <sub>BATT</sub> = 4.2V, SYS float, V <sub>IN</sub> = 0V, not in boost mode		13	16	μA



# ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V$ , RS1 = $10m\Omega$ , $T_A = +25$ °C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Indication and Logic			•			•
LED1, LED2, LED3, and LED4 output low voltage		Sinking 5mA			200	mV
TC output low voltage		Sinking 100mA			550	mV
LED1, LED2, LED3, LED4, TC leakage current		Connected to 5V			0.2	μA
INOVP, BOVP and NTC, fault blinking frequency <sup>(6)</sup>				1		Hz
PB input logic low voltage					0.4	V
PB input logic high voltage			1.4			V
Protection						
Trickle charge time		$C_{TMR} = 0.1 \mu F$ , remains in TC mode, $I_{TC} = 250 mA$		16		min
Total charge time		$C_{TMR} = 0.1 \mu F$ , $I_{CC} = 1A$		390		min
NTC low temp, rising threshold		D NCD40VI402/09C\	65.2 %	66.2 %	67.2 %	
NTC low temp, rising threshold hysteresis		R <sub>NTC</sub> = NCP18XH103 (0°C)		2.4%		
NTC high temp, rising threshold		R <sub>NTC</sub> = NCP18XH103(50°C)	34.7 %	35.7 %	36.7 %	Vsys
NTC high temp, rising threshold hysteresis		NNIC = NOF TOATTTUS(50 C)		2%		
Charging current foldback threshold <sup>(6)</sup>		Charge mode		120		°C
Thermal shutdown threshold (6)				150		°C
Input DP1/DM1 USB Detection						
DP1 voltage source	$V_{DP\_SRC}$		0.5	0.6	0.7	V
Data connect detect current source	I <sub>DP_SRC</sub>		7		13	μA
DM1 sink current	I <sub>DM_SINK</sub>		50	100	150	μA
Leakage current input	I <sub>DP_LKG</sub>		-1		1	mA
DP1/DM1	I <sub>DM_LKG</sub>		-1		1	mA
Data detect voltage	V <sub>DAT_REF</sub>		0.25		0.4	V
Logic low (logic threshold)	VLGC_LOW				0.8	V
DM pull-down resistor				19		kΩ
Logic I/O Characteristics						
Low-logic voltage threshold	$V_L$				0.4	V
High-logic voltage threshold	Vн		1.3			V



# ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5.0V$ , RS1 = $10m\Omega$ , $T_A = +25$ °C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units
Output DP2/DM2 USB Signalia	ng		•	•	•	•
BC1.2 DCP Mode						
DP2 and DM2 short resistance		$V_{DP} = 0.8V, I_{DM} = 1mA$		158	200	Ω
BC1.2 SDP Mode						
DP2 pull-down resistance			11	15	19	kΩ
DM2 pull-down resistance			11	15	19	kΩ
Divider Mode						
DP2 output voltage		Vout = 5V	2.6	2.7	2.8	V
DM2 output voltage		Vout = 5V	2.6	2.7	2.8	V
DP2/DM2 output impedance			26	31	36	kΩ
1.2V/1.2V Mode						
DP2/DM2 output voltage		V <sub>OUT</sub> = 5V	1.21	1.26	1.31	V
DP2/DM2 output impedance			60	78	90	kΩ
Voltage-Based Fuel Gauge (Vo	REG = 4.2V,	Charge Mode)				
First level of battery voltage threshold			3.52	3.60	3.69	V
Hysteresis				500		mV
Second level of battery voltage threshold			3.70	3.80	3.91	V
Hysteresis				500		mV
Third level of battery voltage threshold			3.92	4.00	4.11	V
Hysteresis				500		mV
Voltage-Based Fuel Gauge (Vo	REG = 4.2V,	Discharge Mode)				
First level of battery voltage threshold			3.40	3.47	3.54	V
Hysteresis				500		mV
Second level of battery voltage threshold			3.55	3.62	3.69	V
Hysteresis				500		mV
Third level of battery voltage threshold			3.70	3.77	3.84	V
Hysteresis				500		mV
Fourth level of battery voltage threshold			3.85	3.92	3.99	V
Hysteresis				500		mV

6) Guaranteed by design.



#### TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 5V$ ,  $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22\mu F$ ,  $L1 = 2.2\mu H$ ,  $RS1 = 10m\Omega$ ,  $C4 = C_{TMR} = 0.1\mu F$ , battery simulator, unless otherwise noted.



RILIMIT  $(k\Omega)$ 

40

80

120


ROLIM (kΩ)


160

200




 $V_{\text{IN}}$  = 5V,  $C_{\text{IN}}$  =  $C_{\text{BATT}}$  =  $C_{\text{SYS}}$  = C2 = 22 $\mu$ F, L1 = 2.2 $\mu$ H, RS1 = 10m $\Omega$ , C4 =  $C_{\text{TMR}}$  = 0.1 $\mu$ F, battery simulator, unless otherwise noted.







## SYS\_OVP\_R vs. Temperature $V_{BATT} = 4.2V$




## VBATT\_VBH vs. Temperature




### VIN\_OVP\_R vs. Temperature



## **VBATT\_VBL** vs. Temperature




## **VBATT\_VBNC** vs. Temperature $V_{BATT} = 4.2V$






 $V_{\text{IN}}$  = 5V,  $C_{\text{IN}}$  =  $C_{\text{BATT}}$  =  $C_{\text{SYS}}$  = C2 = 22 $\mu$ F, L1 = 2.2 $\mu$ H, RS1 = 10m $\Omega$ , C4 =  $C_{\text{TMR}}$  = 0.1 $\mu$ F, battery simulator, unless otherwise noted.


#### BATTOVP\_VBL\_R\_% vs. Temperature




#### BATTOVP\_VBNC\_% vs. Temperature




#### ICC\_75kΩ vs. Temperature



#### BATTOVP\_VBH\_% vs. Temperature




## IOLIM\_60.4kΩ vs. Temperature





 $V_{IN}=5V$ ,  $C_{IN}=C_{BATT}=C_{SYS}=C2=22\mu F$ ,  $L1=2.2\mu H$ ,  $RS1=10m\Omega$ ,  $C4=C_{TMR}=0.1\mu F$ , battery simulator, unless otherwise noted.






 $V_{IN} = 5V$ ,  $C_{IN} = C_{BATT} = C_{SYS} = C2 = 22 \mu F$ ,  $L1 = 2.2 \mu H$ ,  $RS1 = 10 m \Omega$ ,  $C4 = C_{TMR} = 0.1 \mu F$ , battery simulator, unless otherwise noted.

5V/div.


CH4: IL

1A/div.




#### Power On, Charge Mode

 $V_{BATT REG} = 4.2V$ ,  $I_{SYS} = 0A$ ,  $V_{BATT} = 3.7V$ 




#### Power Off, Charge Mode

 $V_{BATT REG} = 4.2V$ ,  $I_{SYS} = 0A$ ,  $V_{BATT} = 3.7V$ 




#### **Input Current Limit**

 $V_{BATT}$  REG = 4.2V,  $V_{BATT}$  = 3.7V,  $R_{ILIM}$  = 14.7k $\Omega$ 




#### **Input Voltage Regulation**

VBATT REG = 4.2V, VBATT = 3.7V, VIN REG = 4.65V



#### **Input Over-Voltage Protection**

 $V_{IN} = 5 - 6V$ ,  $V_{BATT} = 3.7V$ 



CH1: V<sub>IN</sub>

500mV/div

CH2: V<sub>BATT</sub>


CH3: V<sub>SW</sub>

2V/div.

5V/div. CH4: IBATT 2A/div.



 $V_{\text{IN}}=5V$ ,  $C_{\text{IN}}=C_{\text{BATT}}=C_{\text{SYS}}=C2=22\mu\text{F}$ ,  $L1=2.2\mu\text{H}$ , RS1 =  $10m\Omega$ , C4 =  $C_{\text{TMR}}=0.1\mu\text{F}$ , battery simulator, unless otherwise noted.



4ms/div.


4ms/div.



 $V_{\text{IN}}=5V$ ,  $C_{\text{IN}}=C_{\text{BATT}}=C_{\text{SYS}}=C2=22\mu\text{F}$ , L1 = 2.2 $\mu\text{H}$ , RS1 = 10m $\Omega$ , C4 =  $C_{\text{TMR}}=0.1\mu\text{F}$ , battery simulator, unless otherwise noted.


#### **USB Insertion @ No Load Connection**

 $V_{BATT} = 3.7V$ ,  $R_{ILIMT} = 14.7k\Omega$ ,  $R_{ISET} = 49.9k\Omega$ 




#### **USB Insertion @ Phone Connection**


 $V_{BATT}=3.7V,~R_{ILIMT}=14.7k\Omega,~R_{ISET}=49.9k\Omega$ 



## Phone Connected @ Charging from USB




## Phone Removed @ Charging from Adapter




## Phone Removed @ Charging from USB

100ms/div.



## Input Adapter Removal @ Phone Connected



CH1: V<sub>IN</sub>

CH2: DM1 500mV/div.

CH3: DP1


500mV/div.

CH4: I<sub>BATT</sub> 1A/div.

2V/div




 $V_{\text{IN}}=5V$ ,  $C_{\text{IN}}=C_{\text{BATT}}=C_{\text{SYS}}=C2=22\mu\text{F}$ , L1 = 2.2 $\mu\text{H}$ , RS1 = 10m $\Omega$ , C4 =  $C_{\text{TMR}}=0.1\mu\text{F}$ , battery simulator, unless otherwise noted.






 $V_{IN}=5V$ ,  $C_{IN}=C_{BATT}=C_{SYS}=C2=22\mu F$ ,  $L1=2.2\mu H$ ,  $RS1=10m\Omega$ ,  $C4=C_{TMR}=0.1\mu F$ , battery simulator, unless otherwise noted.






 $V_{\text{IN}}=5V,~C_{\text{IN}}=C_{\text{BATT}}=C_{\text{SYS}}=C2=22\mu\text{F},~L1=2.2\mu\text{H},~RS1=10\text{m}\Omega,~C4=C_{\text{TMR}}=0.1\mu\text{F},~battery~simulator, unless otherwise noted.}$ 






 $V_{IN}=5V$ ,  $C_{IN}=C_{BATT}=C_{SYS}=C2=22\mu F$ ,  $L1=2.2\mu H$ ,  $RS1=10m\Omega$ ,  $C4=C_{TMR}=0.1\mu F$ , battery simulator, unless otherwise noted.


## BATT\_UVLO Latch @ BATT = 3V




## Power Off by Battery Removal, Boost Mode




## Auto-Restart after SYS OCP, Boost Mode




#### **Light Load Off Test**





## Power Off by Battery Removal, Boost Mode





#### **BLOCK DIAGRAM**




Figure 1: Functional Block Diagram in Charge Mode

© 2018 MPS. All Rights Reserved.



### **BLOCK DIAGRAM** (continued)





Figure 2: Functional Block Diagram in Boost Mode

© 2018 MPS. All Rights Reserved.



#### **OPERATION FLOW CHART**



**Figure 3: Mode Selection Flow Chart** 



## **OPERATION FLOW CHART** (continued)




Figure 4: Normal Operation and Fault Protection in Charge Mode

© 2018 MPS. All Rights Reserved.



## **OPERATION FLOW CHART** (continued)




Figure 5: Power-Path Management in Charge Mode



## **OPERATION FLOW CHART** (continued)




Figure 6: Operation Flow Chart in Boost Mode



## START-UP TIME FLOW IN CHARGE MODE

Condition:  $V_{IN} = 5V$ ,  $V_{BATT} = 3.8V$ 




Figure 7: Input Power Start-Up Time Flow in Charge Mode



### START-UP TIME FLOW IN BOOST MODE

Condition:  $V_{IN} = 0V$ ,  $V_{BATT} = 3.8V$ 




Figure 8: Boost Start-Up Time Flow in Boost Mode



#### **OPERATION**

The MP2632B is a highly integrated, flexible, switch-mode battery charger with system power-path management designed for single-cell Li-ion or Li-polymer batteries for use in a wide range of applications. Depending on the status of the input, the MP2632B can operate in three different modes: charge mode, boost mode, and sleep mode.

In charge mode, the MP2632B can work with a single-cell Li-ion or Li-polymer battery. In boost mode, the MP2632B boosts the battery voltage to  $V_{\text{SYS\_SET}}$  to power higher voltage system rails. In sleep mode, both charging and boost operations are disabled, and the device enters power-save mode to help reduce overall power consumption. The MP2632B monitors  $V_{\text{IN}}$  to provide smooth transitions between different modes of operation.

#### **VCC Power Supply**

The MP2632B has an external VCC power supply. VCC is powered by the highest voltage level out of  $V_{SYS}$ ,  $V_{BATT}$ , and  $V_{IN}$  - 0.7V. An external capacitor is required to bypass VCC to GND. When VCC is higher than 2.2V, the internal control circuit is activated.


#### CHARGE MODE OPERATION

## Charge Cycle (Trickle Charge → CC Charge → CV Charge)


In charge mode, the MP2632B has five control loops to regulate the input current, input voltage, charge current, charge voltage, and device junction temperature. The MP2632B charges the battery in three phases: trickle current (TC), constant current (CC), and constant voltage (CV).

When charge operation is enabled, all five loops are active, but only one dominates the IC behavior. A typical battery charge profile is shown in Figure 9a. The charger remains in TC charge mode until the battery voltage reaches the TC-to-CC threshold. Otherwise, the charger enters CC charge mode. When the battery voltage rises to the CV mode threshold, the charger operates in constant-voltage mode. Figure 9b shows a typical charge profile when the input current limit loop dominates during CC charge mode. In this case, the charger maximizes the charging current due to the

switching mode charging solution, resulting in charging that is faster than a traditional linear solution.



#### a) Without input current limit



b) With input current limit

Figure 9: Typical Battery Charge Profile

#### **Auto-Recharge**

Once the battery charge cycle is completed, the charger remains off. During this time, the system load may consume battery power, or the battery may self-discharge. To ensure that the battery does deplete, a new charge cycle begins automatically when the battery voltage falls below the auto-recharge threshold and the input power is present. The timer resets when the auto-recharge cycle begins.

During the off-state, after the battery is fully charged, if the input power restarts, the charge cycle begins and the timer resets, regardless of the battery voltage.

#### **Charge Current Setting**

The external sense resistors (RS1 and  $R_{ISET}$ ) program the battery charge current ( $I_{CC}$ ).

Select R<sub>ISET</sub> based on RS1 with Equation (1):

$$I_{CC}(A) = \frac{1500}{R_{ISET}(k\Omega) \times RS1(m\Omega)}$$
 (1)



#### **Battery Over-Voltage Protection (OVP)**

The MP2632B has battery over-voltage protection (OVP). If the battery voltage exceeds the battery over-voltage threshold (103.5% of the battery regulation voltage), charging is disabled. Under this condition, an internal  $5k\Omega$  dummy load draws a current from BATT to decrease the battery voltage and protect the battery.

#### **Timer Operation in Charge Mode**

The MP2632B uses an internal timer to terminate the charging. The timer remains active during the charging process. An external capacitor between TMR and GND programs the charge cycle duration.

If charging remains in TC mode beyond the trickle-charge time ( $T_{TRICKLE\_TMR}$ ), charging is terminated. For the MP2632B, the charge current in TC mode is fixed at 265mA, and the sense resistor (RS1) is set to  $10m\Omega$ . The length of the trickle-charge period can be determined with Equation (2):

$$\tau_{\text{TRICKLE\_TMR}} = 17 \text{mins} \times \frac{C_{\text{TMR}}(\mu F)}{0.1 \mu F}$$
 (2)

The total charge time can be calculated with Equation (3):

$$\tau_{\text{TOTAL\_TMR}} = 7.55 Hours \times \frac{C_{\text{TMR}}(\mu F)}{0.1 \mu F} \times \frac{1A}{I_{\text{CHG}}(A) + 0.1} \eqno(3)$$

## **Negative Temperature Coefficient (NTC) Input for Battery Temperature Monitoring**

The MP2632B has a built-in NTC resistance window comparator that allows the MP2632B to monitor the battery temperature via the battery-integrated thermistor during both charge and boost modes. Connect an appropriate resistor from VNTC to the NTC pin and connect the thermistor from the NTC pin to GND. The resistor divider determines the NTC voltage depending on the battery temperature. If the NTC voltage falls outside of the NTC window, the MP2632B stops charging. The charger restarts if the temperature enters the NTC window range again. Please refer to the Application Information section on page 38 for selecting an appropriate resistor.

#### **VNTC Power Supply**

The MP2632B has NTC protection in both boost mode and charge mode. To enable NTC protection in both boost mode and charge mode and to minimize the battery leakage current in sleep mode, the MP2632B uses a dedicated power supply pin for the pull-up voltage for the NTC protection function block (VNTC). In boost mode and charge mode, VNTC is connected to VCC by a switch internally. In sleep mode, VNTC is disconnected from VCC to minimize the battery leakage current (see Figure 10).




Figure 10: NTC Protection Block

## Input DP1/DM1 USB Detection and Input Current Limit

Portable devices (PDs) are able to draw current from the USB ports in personal computers to charge their batteries. If the portable device is attached to a USB host of the hub, then the USB specification requires the portable device to draw a limited current (usually 500mA). When the device is attached to a charging port, it is allowed to draw more than 1.5A.

The MP2632B features input source detection to determine the input current limit according to the input source (USB or adapter) (see Figure 11).






Figure 11: USB Port Detection

The MP2632B starts DP1/DM1 detection when the input source plugs in. DP1/DM1 detection has two steps: data contact detection (DCD) and primary detection.

DCD detection uses a current source to detect when the data pins have made contact during an attach event. The protocol for data contact detection is as follows:

- The power device (PD) detects if  $V_{\text{IN}}$  is asserted.
- The PD turns on DP1 I<sub>DP\_SRC</sub> and the DM1 pull-down resistor for 40ms.
- The PD waits for DP1 to be low.
- The PD turns off I<sub>DP\_SRC</sub> and the DM1 pulldown resistor when DP1 is detected to be low or when the 40ms timer expires.

DCD allows the PD to begin primary detection once the data pins have made contact. Once the data contact is detected, the MP2632B jumps to the primary detection immediately. If the data contact is not detected, the MP2632B jumps to the primary detection automatically after 300ms from the beginning of the DCD.

Primary detection is used to distinguish between the USB host (or SDP) and different types of charging ports. During primary detection, the PD turns on  $V_{DP\_SRC}$  on DP1 and  $I_{DM\_SINK}$  on DM1. If the portable device is attached to a USB host, DM1 is low. If the power device is attached to CDP, DCP, or another dedicated charging port, DM1 remains high.

To be compatible with different capacities of the input source, set the input current limit according to the values listed in Table 2.

**Table 2: Input Current Limit Setting** 

DP1/DM1 Detection	I <sub>IN_LMT</sub>
Floating	500mA
SDP	500mA
CDP or DCP	Set through RILIM

USB detection runs once  $V_{\text{IN}}$  is detected and is independent of the charge enable status. After the DP1/DM1 detection is done, the MP2632B sets the input current limit as shown in Table 2.

When the detection algorithm is completed, DP1 and DM1 enter Hi-Z with approximately 4pF of capacitive load.

#### **External Input Current Limit Setting**

The MP2632B has a dedicated pin (ILIM) used to program the input current limit when CDP or DCP is detected. The current at ILIM is a fraction of the input current. The ILIM voltage indicates the average input current of the switching regulator as determined by the resistor value between ILIM and GND. As the input current approaches the programmed input current limit, the charge current is reduced to give priority to the system power. Determine the input current-limit threshold with Equation (4):

$$I_{ILIM} = \frac{40(k\Omega)}{R_{ILIM}(k\Omega)}(A)$$
 (4)

#### Input Voltage Regulation in Charge Mode

In charge mode, if the input power source is not sufficient enough to support both the charge current and the system load current, the input voltage decreases. As the input voltage approaches the 4.65V input voltage regulation threshold preset internally, the charge current is reduced to give priority to the system power and maintain proper regulation of the input voltage.



# Integrated Over-Current Protection (OCP) and Over-Voltage Protection (OVP) for Pass-Through Path

The MP2632B has an integrated VIN-to-SYS pass-through path to allow for direct connection of the input voltage to the system. Therefore, The MP2632B monitors both the input current and input voltage continuously. In the event of an overload, the charge current is reduced to ensure priority of the system power requirements.

Additionally, the MP2632B also features input over-current protection (OCP) and over-voltage protection (OVP) for the VIN-to-SYS pass-through path.

#### **Input Over-Current Protection (OCP)**

If the total input current exceeds 5A, Q2 is controlled linearly to regulate the current (see Figure 12). If the current continues to exceed 5A after 200µs of blanking time, Q2 is turned off. If the input current exceeds 7A, Q2 is turned off almost instantaneously and without any blanking time. This is done to protect both Q1 and Q2.

#### **Input Over-Voltage Protection (OVP)**

The MP2632B has a built-in over-voltage threshold ( $V_{\text{IN\_OVP}}$ ). When the input voltage is higher than  $V_{\text{IN\_OVP}}$ , an invalid input power source is detected by the MP2632B. At this time, the VIN-to-SYS pass-through path is disabled.




Figure 12: Integrated Pass-Through Path

#### **Battery-Short Protection**

In charge mode, the MP2632B has two currentlimit thresholds. CC and CV modes have a peak-current-limit threshold of 7A, while TC mode has a current-limit threshold of 4A. Therefore, the current-limit threshold decreases to 4A when the battery voltage drops below the TC threshold. The switching frequency also decreases when the BATT voltage drops to 40% of the battery regulation voltage.

#### **Thermal Foldback Function**

The MP2632B implements thermal protection to prevent thermal damage to the IC and the surrounding components. An internal thermal sense and feedback loop decrease the programmed charge current automatically when the die temperature reaches 120°C. This function is called charge-current thermal foldback. This function protects the device from thermal damage and can also set the charge current based on requirements rather than worst-case conditions while ensuring safe operation. Furthermore, the MP2632B includes a thermal shutdown protection, where charging stops if the junction temperature rises to 150°C.

#### **Non-Sync Operation Mode**

During charging mode, the MP2632B monitors the total input current flowing from VIN to SYS continuously. When the input current is lower than 170mA, the low-side switch operates as a non-synchronous MOSFET.

## Constant-Off-Time Control for Large Duty Charging Operation

The MP2632B has a built-in 600kHz frequency oscillator for the switching frequency. Unlike a fixed frequency in traditional peak-current control, the MP2632B features a constant-off-time control to support the constant-current charge, even when the input voltage is very close to the battery voltage. The MP2632B compares the high-side MOSFET sense current with comp level continuously (see Figure 13). If the sense current does not reach the comp level within the original switching period, the next clock is delayed until the sense current reaches the comp level. As a result, the duty cycle can be extended as long as possible.

#### Indication for Fault Flag in Charge Mode

The MP2632B is designed with distinct indication separating the charging fault from the normal operation. The charging fault includes INOVP, BOVP, and NTC fault, the four LED pins blink with 1Hz of frequency simultaneously (see Table 3).



Operation Status	LED1 to LED4 State
Normal charging	Depending on the battery voltage, LEDx blinks at 1Hz, (refer to Fuel Gauge Indication section on page 36)
Charge full	LED1 to LED4 are all turned on
VIN UVLO	LED1 to LED4 are all turned off
VIN OVP, NTC fault, battery OVP	LED1 to LED4 are all blinking at 1Hz

**Table 3: Indication at Charge Mode** 




Figure 13: Constant-Off Time Operation Profile

#### **BOOST MODE OPERATION**

#### Low-Voltage Start-Up

The minimum battery voltage required to start up the circuit in boost mode is 3.2V. Initially, when  $V_{SYS}$  is less than  $V_{BATT}$ , the MP2632B works in down mode. In down mode, the synchronous P-channel MOSFET (P-FET) stops switching, and its gate connects to V<sub>BATT</sub> statically. The P-FET remains off for as long as the voltage across the parasitic C<sub>DS</sub> (V<sub>SW</sub>) is lower than  $V_{\text{BATT}}$ . When the voltage across  $C_{\text{DS}}$ exceeds V<sub>BATT</sub>, the synchronous P-FET enters linear mode, allowing the inductor current to decrease and flow into SYS. Once V<sub>SYS</sub> exceeds V<sub>BATT</sub>, the P-FET gate is released, and normal, closed-loop, pulse-width modulation (PWM) operation is initiated. In boost mode, the battery voltage can drop to as low as 2.9V without affecting circuit operation.

#### SYS Disconnect and Inrush Limiting

MP2632B The implements true output disconnect bv eliminating body diode conduction of the internal P-FET rectifier. V<sub>SYS</sub> can drop to 0V during shutdown, drawing no current from the input source. The MP2632B also allows for inrush current limiting at start-up, minimizing surge currents from the input supply. To optimize the benefits of the output disconnect, avoid connecting an external Schottky diode between SW and SYS.

Board layout is extremely critical for minimizing voltage overshoot at SW due to stray inductance. Keep the output filter capacitor as close as possible to SYS and use very low ESR/ESL ceramic capacitors tied to a good ground plane.

#### **Boost Output Voltage Setting**

In boost mode, the MP2632B programs the output voltage internally according to the load connected to SYS (5.1V or 5.2V) and provides built-in output OVP to protect the device and other components against damage when  $V_{\rm SYS}$  goes beyond 6V. Once output over-voltage occurs, the MP2632B turns off the boost converter. When the voltage on  $V_{\rm SYS}$  drops to a normal level, the boost converter restarts again when PB is set from high to low for more than 1.5ms.

#### **Boost Output Current Limiting**

The MP2632B integrates a programmable output current limit function in boost mode. If the boost output current exceeds this programmable limit, the output current is limited at this level. OLIM programs the current limit threshold up to 3.0A as shown in Equation (5):

$$I_{\text{OLIM}}(A) = \frac{1500}{R_{\text{OLIM}}(k\Omega) \times RS1(m\Omega)}$$
 (5)



The MP2632B can operate in CC mode when the current limit is reached, and  $V_{IN}$  does not drop to the down mode threshold ( $V_{BATT}$  + 100mV) (see Figure 14).




Figure 14: Boost Output U-I Curve

The MP2632B not only has CC mode during the charging process, but also has CC mode operation in boost mode for various applications.

#### SYS to BATT Block Protection

When there is no  $V_{\text{IN}}$  and boost mode is not on, the MP2632B is in sleep mode. The high-side switch implements the body switch function, which connects the body diode of the switch to the high-voltage side of SW and SYS, which blocks the external voltage on SYS from flooding into the battery.

#### **SYS Output Over-Current Protection (OCP)**

The MP2632B integrates a three-phase output OCP.

- 1. Phase one (boost mode output current limit): When the output current exceeds the programmed output current limit, the output constant current loop controls the output current, the output current remains at its limit of I<sub>OLIM</sub>, and V<sub>SYS</sub> decreases.
- Phase two (down mode): When V<sub>SYS</sub> drops below V<sub>BATT</sub> + 100mV and the output current loop remains in control, the boost converter enters down mode and shuts down after 120µs of blanking time.
- 3. Phase three (short-circuit mode): When V<sub>SYS</sub> drops below 4.0V (2V during boost soft start), the boost converter shuts down immediately once the inductor current reaches the foldback peak-current limit of the low-side N-channel MOSFET (N-FET). The boost converter can also recover automatically after a 1ms deglitch period.

#### Thermal Shutdown Protection

The thermal shutdown protection is also active in boost mode. Once the junction temperature rises higher than 150°C, the MP2632B enters thermal shutdown. The MP2632B does not resume normal operation until the junction temperature drops below 120°C.

#### **Automatic Off at Light Load**

The boost turns off automatically if the load current at BATT is below the typical 75mA value for 16 seconds.

The MP2632B also features a long-push action on PB to shut down the boost manually. A low push on PB longer than 2.5 seconds is defined as a long push (see Figure 15 for PB action).

#### **Automatic Output DP2/DM2 Signaling**

The MP2632B sets the DP2/DM2 signal based on the load applied on USB2 in boost mode. In pass-through mode, DP2 and DM2 are set according to DP1 and DM1 detection results.

In boost mode, DM2/DP2 are set based on three types of signals: DM2/DP2 separately biased with a 2.7V voltage signal (default), DM2/DP2 shorted, and DM2/DP2 shorted with a 1.2V bias.

In pass-through mode, DM2/DP2 are connected together if the dedicated charger ports are detected and pulled down to ground separately with a  $15k\Omega$  resistor if SDP is identified.

#### **Torch Control**

If the internal torch drive MOSFET is off when PB is pulled from high to low for more than 1.5ms twice within one second, the drive MOSFET is turned on. Conversely, if the torch drive MOSFET is on, the drive MOSFET is turned off.

In MP2632B, torch light control is independent from the automatic-off function in light load, although it consumes battery current in boost mode. The light-load automatic-off function is still valid, even if the torch light is on.

If the torch light is on, the automatic off function is still valid. If the MP2632B turns off the boost automatically, the torch light remains on.



#### **BATT UVLO Latch**

The MP2632B integrates a BATT\_UVLO latch function in boost mode. When the battery voltage drops below 2.9V, the MP2632B stops discharging and enters latch mode. The MP2632B cannot begin boost discharging even by pushing PB until the battery voltage is charged to a given voltage (3.2V) by the input power.

#### **PB Control**

The MP2632B has a push-button input pin (PB) to control boost mode. Pull PB from high to low for more than 1.5ms to enable boost mode. Pull PB from high to low for 2.5s to disable boost mode.

#### **Automatic On during SYS Load Insertion**

The MP2632B turns on the boost automatically when PB is pulled from high to low for more than 1.5ms. If a load is plugged into USB2, the signal can be sent to PB to begin automatic on operation.

To detect the USB load plug-in, an external R-C network is connected to the shell of a USB receptacle floating in the PCB. Once the USB load is inserted, the USB receptacle shell is grounded through the USB load. A narrow low pulse (high to low for more than 1.5ms) is generated at PB and wakes up the boost.

The R-C network can also be connected in the  $V_{\text{IN}}$  of the USB receptacle. During load insertion, the load input capacitor generates a high-to-low pulse for more than 1.5ms to start the boost (see Figure 15). The circuit in the dash frame is the automatic load detection circuit. M2 is used to decouple the USB port from the  $V_{\text{SYS}}$  cap (C2,  $C_{\text{SYS}}$ ), and M1 is used to drive M2.

Once a phone is plugged in, the voltage at  $C_{\text{USB}}$  is pulled down because the input capacitor inside the phone is far larger than that in  $C_{\text{USB}}$ , so the falling edge is delivered to PB to enable the boost automatically.

M3 is used to cut off PB to and from the USB port when boost is turned on. The PB state is not affected by the spec of the inserted load of the USB port. Choose M3 with a low turn-on threshold (-0.7V is recommended), which can ensure that it is fully on when the load is inserted and its on resistance does not cause too much of a voltage drop.

#### 4-LED Driver for Voltage-Based Fuel Gauge

The MP2632B provides 4-LED drivers for a voltage-based fuel gauge. The driver is connected to an internal open-drain MOSFET. The 4-LED indication values are shown in Table 4

The LED threshold can be programmed using a fuse. Each threshold can be adjusted from 150 - 200mV with 50mV steps from their default value.

The LED threshold is also adjusted automatically based on the  $V_{\text{BATT\_REG}}$  setting. The  $V_{\text{OREG}}$  difference is considered to be offset for the LED thresholds.

During the voltage measurement, the battery impedance ( $50m\Omega$ ) should be compensated based on the battery current to get a precise battery voltage for fuel gauge indication.

#### Indication for Fault Flag in Boost Mode

To minimize the power consumption of the battery, the indication is active once PB is short-pushed in normal discharge operation, and turns off after five seconds automatically.

**Table 4: Indication in Discharge Mode** 

Operation Status	LED1 to LED4 State
Normal discharging	Depending on the battery voltage, LEDx is turned off
NTC fault	LED1 to LED4 are all blinking at 1Hz






Figure 15: PB Action Profile

**Table 5: Indication during Normal Operation** 

Mode	$V_{BATT}$	SOC	LED1	LED2	LED3	LED4
Charging	V <sub>BATT</sub> < 3.6V	<25%	Flash	Off	Off	Off
	[3.6V, 3.8V)	[25%, 50%)	On	Flash	Off	Off
	[3.8V, 4.0V)	[50%, 75%)	On	On	Flash	Off
	CV mode, [4.0V, 4.2V), not terminated	[75%, 100%)	On	On	On	Flash
	V <sub>BATT</sub> ≥ 4.0, terminated	100%	On	On	On	On
Discharging (All off after 5s)	V <sub>BATT</sub> ≥ 3.92V	>75%	On	On	On	On
	[3.77V, 3.92V)	[50%, 75%)	On	On	On	Off
	[3.62V, 3.77V)	[25%, 50%)	On	On	Off	Off
	[3.47V, 3.62V)	[5%, 25%)	On	Off	Off	Off
	[V <sub>BAT_ULVO</sub> , 3.47V)	[1%, 5%)	Flash	Off	Off	Off
	VBATT < VBAT_UVLO	<1%	Off	Off	Off	Off



#### **APPLICATION INFORMATION**

#### **Setting the Charge Current in Charge Mode**

In charge mode, both the external sense resistor (RS1) and  $R_{\rm ISET}$  are connected to ISET to set the charge current (Icc) of the MP2632B. Given I<sub>CC</sub> and RS1,  $R_{\rm ISET}$  can be calculated with Equation (6):

$$I_{CC}(A) = \frac{1500}{R_{ISET}(k\Omega) \times RS1(m\Omega)}$$
 (6)

For example, if Icc = 3.0A and RS1 =  $10m\Omega$  (to optimize the transfer efficiency), then  $R_{ISET}$  =  $49.9k\Omega$ .

Table 6 lists the expected  $R_{ISET}$  values for the typical charge current with RS1 =  $10m\Omega$ .

Table 6: Charging Current vs. RISET

R <sub>ISET</sub> (kΩ)	Charge Current (A)
150	1.0
100	1.5
75	2.0
60	2.5
49.9	3.0

## Setting the Input Current Limit in Charge Mode

In charge mode, connect a resistor from ILIM to AGND to program the input current limit if a dedicated charger (CDP or DCP) is detected. The relationship between the input current limit and setting resistor is shown in Equation (7):

$$I_{ILIM} = \frac{40(k\Omega)}{R_{ILIM}(k\Omega)}(A)$$
 (7)

Where R<sub>ILIM</sub> must exceed 14.7k $\Omega$  so that I<sub>IN\_LIM</sub> is in the range of 0A to 2.7A.

#### **NTC Function in Charge Mode**

Figure 16 shows that an internal resistor divider sets the low temperature threshold ( $V_{TL}$ ) and high temperature threshold ( $V_{TH}$ ) at 66.2% ·  $V_{SYS}$  and 35.7% ·  $V_{SYS}$ , respectively. For a given NTC thermistor, select an appropriate  $R_{T1}$  and  $R_{T2}$  to set the NTC window with Equation (8) and Equation (9):

$$\frac{V_{TL}}{V_{SYS}} = \frac{R_{T2} /\!/ R_{NTC\_Cold}}{R_{T1} + R_{T2} /\!/ R_{NTC\_Cold}} = TL = 66.2\% (8)$$

$$\frac{V_{TH}}{V_{SYS}} = \frac{R_{T2} // R_{NTC\_Hot}}{R_{T1} + R_{T2} // R_{NTC\_Hot}} = TH = 35.7\%$$
 (9)

Where  $R_{\text{NTC\_Hot}}$  is the value of the NTC resistor at the upper bound of its operating temperature range, and  $R_{\text{NTC}}$  cold is its lower bound.

The two resistors  $R_{T1}$  and  $R_{T2}$  determine the upper and lower temperature limits independently. This flexibility allows the MP2632B to operate with most NTC resistors for different temperature range requirements.

Calculate  $R_{T1}$  and  $R_{T2}$  with Equation (10) and Equation (11):

$$R_{T1} = \frac{R_{NTC\_Hot} \times R_{NTC\_Cold} \times (TL - TH)}{TH \times TL \times (R_{NTC\_Cold} - R_{NTC\_Hot})}$$
(10)

$$R_{T2} = \frac{(TL - TH) \times R_{NTC\_Cold} \times R_{NTC\_Hot}}{(1 - TL) \times TH \times R_{NTC\_Cold} - (1 - TH) \times TL \times R_{NTC\_Hot}}$$
(11)

For example, the NCP18XH103 thermistor has the following electrical characteristics:

- At 0°C, R<sub>NTC Cold</sub> = 27.22kΩ
- At 50°C,  $R_{NTC\_Hot} = 4.16k\Omega$

Based on Equation (10) and Equation (11),  $R_{T1}$  =  $6.34k\Omega$  and  $R_{T2}$  =  $22.82k\Omega$  are suitable for an NTC window between 0°C and 50°C. Approximate values are  $R_{T1}$  =  $6.34k\Omega$  and  $R_{T2}$  =  $22.6k\Omega$ .

If no external NTC is available, connect  $R_{T1}$  and  $R_{T2}$  to keep the voltage on NTC within the valid NTC window (e.g.:  $R_{T1} = R_{T2} = 10k\Omega$ ).




Figure 16: NTC Function Block



For convenience, an NTC thermistor design spreadsheet is provided. Please contact MPS for this spreadsheet

## Setting the Output Current Limit in Boost Mode

In boost mode, connect a resistor from OLIM to AGND to program the output current limit. The relationship between the output current limit and the setting resistor is shown in Equation (12):

$$I_{OLIM}(A) = \frac{1500}{R_{OLIM}(k\Omega) \times RS1(m\Omega)}$$
 (12)

The output current limit of the boost can be programmed up to 2.8A (min). Considering a 7% output current limit accuracy, a 3.0A output current limit is required, typically. According to Equation (12), given a  $10m\Omega$  sense resistor, a  $49.9k\Omega$  R<sub>OLIM</sub> can achieve a 3.0A output current limit.

For safe operation,  $R_{OLIM}$  cannot be lower than  $49.9k\Omega$ .

Given a  $10m\Omega$  RS1, Table 7 lists the expected  $R_{OLIM}$  values for the typical output current limit.

Table 7: Output Current vs. Rolim

R <sub>OLIM</sub> (kΩ)	Output Current (A)
150	1.0
100	1.5
75	2.0
60	2.5
49.9	3.0

#### Selecting the Inductor

Inductor selection is a trade-off between cost, size, and efficiency. A lower inductance value results in a smaller size but also has higher current ripples, higher magnetic hysteretic losses, and higher output capacitances. However, a higher inductance value results in lower ripple current and smaller output filter capacitors but also has higher inductor DC resistance (DCR) loss. Choose an inductor that will not saturate under the worst-case load condition.

#### Selecting an Inductor in Charge Mode

When the MP2632B works in charge mode (as a buck converter), estimate the required inductance with Equation (13):

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L MAX}} \times \frac{V_{BATT}}{V_{IN} \times f_{S}}$$
 (13)

Where  $V_{IN}$  is the typical input voltage,  $V_{BATT}$  is the typical CC charge threshold,  $f_S$  is the typical switching frequency, and  $\Delta I_{L\_MAX}$  is the maximum peak-to-peak inductor current (usually designed at 30 - 40% of the CC charge current).

With a typical 5V input voltage, there is a 35% inductor current ripple at the corner point between the trickle charge and the CC charge ( $V_{BATT}=3V$ ,  $I_{CC}=2.5A$ ) and an inductance of  $2.2\mu H$ .

#### Selecting an Inductor in Boost Mode

When the MP2632B is in boost mode (as a boost converter), the required inductance value can be calculated with Equation (14), Equation (15), and Equation (16):

$$L = \frac{V_{BATT} \times (V_{SYS} - V_{BATT})}{V_{SYS} \times f_{S} \times \Delta I_{L_{MAX}}}$$
(14)

$$\Delta I_{L_{-MAX}} = (30\% - 40\%) \times I_{BATT(MAX)}$$
 (15)

$$I_{\text{BATT}(\text{MAX})} = \frac{V_{\text{SYS}} \times I_{\text{SYS}(\text{MAX})}}{V_{\text{BATT}} \times \eta}$$
 (16)

Where  $V_{BATT}$  is the minimum battery voltage,  $f_S$  is the switching frequency,  $\Delta I_{L\_MAX}$  is the peak-to-peak inductor ripple current (approximately 30% of the maximum battery current ( $I_{BATT(MAX)}$ )),  $I_{SYS(MAX)}$  is the system current, and  $\eta$  is the efficiency.

The worst-case scenario occurs when the battery voltage is 3V, the typical system voltage ( $V_{SYS}$ ) is 5V, the inductance is 1.5µH, and the efficiency is 90%. This results in a 30% inductor current ripple.

For best results, use an inductor with an inductance of 2.2µH with a DC current rating no lower than the peak current of the MOSFET. For higher efficiency, minimize the inductor's DC resistance.

#### Selecting the Input Capacitor (C<sub>IN</sub>)

The input capacitor  $(C_{\text{IN}})$  reduces both the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance



to prevent the high-frequency switching current from passing through to the input. For best results, use ceramic capacitors with X7R dielectrics, which are recommended for their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

#### Selecting the System Capacitor (C<sub>SYS</sub>)

Select  $C_{\text{SYS}}$  based on the demand of the system current ripple.

#### Selecting a System Cap in Charge Mode

C<sub>SYS</sub> acts as the input capacitor of the buck converter in charge mode. The input current ripple can be calculated with Equation (17):

$$I_{\text{RMS\_MAX}} = I_{\text{CC\_MAX}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{IN\_MAX}} - V_{\text{TC}})}}{V_{\text{IN\_MAX}}}$$
(17)

#### Selecting a System Cap in Boost Mode

C<sub>SYS</sub> is the output capacitor of the boost converter. C<sub>SYS</sub> keeps the system voltage ripple small and ensures feedback loop stability. The system current ripple is given by Equation (18):

$$I_{\text{RMS\_MAX}} = I_{\text{SYS\_MAX}} \times \frac{\sqrt{V_{\text{TC}} \times (V_{\text{SYS\_MAX}} - V_{\text{TC}})}}{V_{\text{SYS\_MAX}}} \quad (18)$$

Since the input voltage is passed to the system directly,  $V_{IN\_MAX} = V_{SYS\_MAX}$ , and both charge mode and boost mode have the same system current ripple.

For  $I_{CC\_MAX} = I_{SYS\_MAX} = 3A$ ,  $V_{TC} = 3V$ ,  $V_{IN\_MAX} = 6V$ , the maximum ripple current is about 1A. Select the system capacitors based on the ripple current temperature rise, not to exceed 10°C. For best results, use ceramic capacitors with X7R dielectrics with low ESR and small temperature coefficients. For most applications, use three  $22\mu F$  capacitors.

#### Selecting the Battery Capacitor (CBATT)

C<sub>BATT</sub> is in parallel with the battery to absorb the high-frequency switching ripple current.

#### Selecting a Battery Cap in Charge Mode

C<sub>BATT</sub> is the output capacitor of the buck converter. The output voltage ripple can be calculated with Equation (19):

$$\Delta r_{\text{BATT}} = \frac{\Delta V_{\text{BATT}}}{V_{\text{BATT}}} = \frac{1 - V_{\text{BATT}} / V_{\text{SYS}}}{8 \times C_{\text{BATT}} \times f_{\text{SW}}^2 \times L} \quad (19)$$

#### Selecting a Battery Cap in Boost Mode

C<sub>BATT</sub> is the input capacitor of the boost converter. The input voltage ripple is the same as the output voltage ripple from Equation (19).

Both charge mode and boost mode have the same battery voltage ripple.  $C_{\text{BATT}}$  can be calculated with Equation (20):

$$C_{BATT} = \frac{1 - V_{TC} / V_{SYS\_MAX}}{8 \times \Delta r_{BATT MAX} \times f_{SW}^2 \times L}$$
 (20)

To guarantee ±0.5% BATT voltage accuracy, the maximum BATT voltage ripple must not exceed 0.5% (e.g.: 0.1%). The worst-case scenario occurs at the minimum battery voltage of the CC charge with the maximum input voltage.

For example,  $V_{SYS\_MAX}=6V$ ,  $V_{CC\_MIN}=V_{TC}=3V$ ,  $L=2.2\mu H$ ,  $f_S=600kHz$ ,  $\Delta r_{BATT\_MAX}=0.2\%$ , and  $C_{BATT}$  is  $39\mu F$ .

Two 22µF ceramic capacitors with X7R dielectrics is sufficient.



#### **PCB Layout Guidelines**

Efficient PCB layout is critical for specified noise, efficiency, and stability requirements. For best results, follow the guidelines below.

- 1. Route the power stage adjacent to their grounds.
- 2. Minimize the high-side switching node (SW, inductor) trace lengths in the high-current paths.
- 3. Keep the switching node short and away from all small control signals, especially the feedback network.
- 4. Place the input capacitor as close to  $V_{\text{IN}}$  and PGND as possible.
- 5. Place the local power input capacitors connected from SYS to PGND as close to the IC as possible.
- 6. Place the output inductor close to the IC.

- 7. Connect the output capacitor between the inductor and PGND of the IC.
- 8. Connect the power pads for VIN, SYS, SW, BATT, and PGND to as many copper planes on the board as possible for high-current applications.

  This improves thermal performance


This improves thermal performance because the board conducts heat away from the IC.

- Connect a ground plane directly to the return of all components through vias. Use a star ground design approach to keep the circuit block currents isolated (powersignal/control-signal). This reduces noise coupling and groundbounce issues. A single ground plane for
- 10. Place the ISET, OLIM, and ILIM resistors very close to their respective IC pins.


this design provides good results.



### TYPICAL APPLICATION CIRCUITS



**High-Side P-FET Solution** 





Low-Side N-FET Solution Figure 17: Load Detection Circuit



#### **PACKAGE INFORMATION**

### QFN-26 (4mmx4mm)






#### **TOP VIEW**

**BOTTOM VIEW** 



#### **SIDE VIEW**



#### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 3) DRAWING CONFORMS TO JEDEC MO-220.
- 4) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.