


Features


- Enhancement mode
- Very low on-resistance
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche test

| | | |
|---------------------------------------|-----|------------------|
| V_{DS} | 30 | V |
| $R_{DS(on),TYP}@ V_{GS}=10\text{ V}$ | 4.9 | $\text{m}\Omega$ |
| $R_{DS(on),TYP}@ V_{GS}=4.5\text{ V}$ | 8 | $\text{m}\Omega$ |
| $I_D(\text{Silicon Limited})$ | 60 | A |
| $I_D(\text{Package Limited})$ | 40 | A |

PDFN3333



| Part ID | Package Type | Marking | Packing |
|------------|--------------|---------|--------------|
| VS3620GEMC | PDFN3333 | 3620GE | 5000PCS/Reel |



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

| Symbol | Parameter | Rating | Unit |
|--------------|---|---------------------------|------|
| $V(BR)DSS$ | Drain-Source breakdown voltage | 30 | V |
| V_{GS} | Gate-Source voltage | ± 20 | V |
| I_S | Diode continuous forward current | $T_c = 25^\circ\text{C}$ | A |
| I_D | Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited) | $T_c = 25^\circ\text{C}$ | A |
| I_D | Continuous drain current @ $V_{GS}=10\text{ V}$ (Silicon limited) | $T_c = 100^\circ\text{C}$ | A |
| I_D | Continuous drain current @ $V_{GS}=10\text{ V}$ (Package limited) | $T_c = 25^\circ\text{C}$ | A |
| I_{DM} | Pulse drain current tested ① | $T_c = 25^\circ\text{C}$ | A |
| I_{DSM} | Continuous drain current @ $V_{GS}=10\text{ V}$ | $T_A = 25^\circ\text{C}$ | A |
| | | $T_A = 70^\circ\text{C}$ | A |
| E_{AS} | Avalanche energy, single pulsed ② | 20 | mJ |
| P_D | Maximum power dissipation | $T_c = 25^\circ\text{C}$ | W |
| | | $T_c = 100^\circ\text{C}$ | W |
| P_{DSM} | Maximum power dissipation ③ | $T_A = 25^\circ\text{C}$ | W |
| | | $T_A = 70^\circ\text{C}$ | W |
| $T_{STG,TJ}$ | Storage and Junction Temperature Range | -55 to 150 | °C |

Thermal Characteristics

| Symbol | Parameter | Typical | Max | Unit |
|-----------|---|---------|-----|------|
| R_{eJC} | Thermal Resistance, Junction-to-Case | 4.2 | 5 | °C/W |
| R_{eJA} | Thermal Resistance, Junction-to-Ambient | 35 | 42 | °C/W |

Electrical Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
|---|--|--|------|------|-----------|------------------|
| Static Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise stated) | | | | | | |
| V(BR)DSS | Drain-Source Breakdown Voltage | $V_{GS}=0\text{V}, I_D=250\mu\text{A}$ | 30 | -- | -- | V |
| IDSS | Zero Gate Voltage Drain Current($T_j=25^\circ\text{C}$) | $V_{DS}=30\text{V}, V_{GS}=0\text{V}$ | -- | -- | 1 | μA |
| | Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$) | $V_{DS}=30\text{V}, V_{GS}=0\text{V}$ | -- | -- | 100 | μA |
| IGSS | Gate-Body Leakage Current | $V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$ | -- | -- | ± 100 | nA |
| VGS(th) | Gate Threshold Voltage | $V_{DS}=V_{GS}, I_D=250\mu\text{A}$ | 1.3 | 1.8 | 2.4 | V |
| RDS(on) | Drain-Source On-State Resistance ④ | $V_{GS}=10\text{V}, I_D=20\text{A}$ | -- | 4.9 | 6.4 | $\text{m}\Omega$ |
| | | ($T_j=100^\circ\text{C}$) | -- | 5.7 | -- | $\text{m}\Omega$ |
| RDS(on) | Drain-Source On-State Resistance ④ | $V_{GS}=4.5\text{V}, I_D=10\text{A}$ | -- | 8 | 10.5 | $\text{m}\Omega$ |
| Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated) | | | | | | |
| Ciss | Input Capacitance | $V_{DS}=15\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$ | 565 | 750 | 1000 | pF |
| Coss | Output Capacitance | | 415 | 550 | 730 | pF |
| Crss | Reverse Transfer Capacitance | | 55 | 70 | 95 | pF |
| Rg | Gate Resistance | f=1MHz | 0.2 | 1.9 | 5 | Ω |
| Qg(10V) | Total Gate Charge | $V_{DS}=15\text{V}, I_D=20\text{A}, V_{GS}=10\text{V}$ | -- | 15 | 20 | nC |
| Qg(4.5V) | Total Gate Charge | | -- | 7.9 | 10.5 | nC |
| Qgs | Gate-Source Charge | | -- | 2.9 | 3.9 | nC |
| Qgd | Gate-Drain Charge | | -- | 3.6 | 5.4 | nC |
| Switching Characteristics | | | | | | |
| Td(on) | Turn-on Delay Time | $V_{DD}=15\text{V}, I_D=20\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$ | -- | 5.6 | -- | ns |
| Tr | Turn-on Rise Time | | -- | 60 | -- | ns |
| Td(off) | Turn-Off Delay Time | | -- | 15 | -- | ns |
| Tf | Turn-Off Fall Time | | -- | 9.6 | -- | ns |
| Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated) | | | | | | |
| VSD | Forward on voltage | $I_{SD}=20\text{A}, V_{GS}=0\text{V}$ | -- | 0.9 | 1.2 | V |
| Trr | Reverse Recovery Time | $I_{SD}=20\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$ | -- | 10 | 20 | ns |
| Qrr | Reverse Recovery Charge | | -- | 1 | 2 | nC |

NOTE: ① Single pulse; pulse width $\leq 100\mu\text{s}$.

② Limited by $T_{J\max}$, starting $T_j = 25^\circ\text{C}$, $L = 0.1\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 20\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value

③ The power dissipation P_{DSM} is based on $R_{DS(on)}$ and the maximum allowed junction temperature of 150°C .

④ Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. On Resistance Vs Gate -Source Voltage




Fig6. On Resistance Vs Drain Current and Gate Voltage

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13. Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms







Fig15. Switching Time Test Circuit and waveforms



Marking Information



1st line: Vergiga Code (Vs)

2nd line: Part Number (3620GE)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

| Code | C | D | E | F | G | H | J | K | L | M | N | P | Q | R | S | T |
|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| Year | 2015 | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 |

PDFN3333 Package Outline Data



| Symbol | DIMENSIONS (unit : mm) | | |
|-----------------|--------------------------|------|------|
| | Min | Typ | Max |
| A | 0.7 | 0.75 | 0.8 |
| b | 0.25 | 0.3 | 0.35 |
| C | 0.1 | 0.15 | 0.25 |
| D | 3.25 | 3.35 | 3.45 |
| D1 | 3 | 3.1 | 3.2 |
| D2 | 1.78 | 1.88 | 1.98 |
| D3 | -- | 0.13 | -- |
| E | 3.2 | 3.3 | 3.4 |
| E1 | 3 | 3.15 | 3.2 |
| E2 | 2.39 | 2.49 | 2.59 |
| e | 0.65 BSC | | |
| H | 0.3 | 0.39 | 0.5 |
| L | 0.3 | 0.4 | 0.5 |
| L1 | -- | 0.13 | -- |
| θ | -- | 10° | 12° |
| M | * | * | 0.15 |
| * Not specified | | | |

Notes:

- Follow JEDEC MO-240 variation CA.
- Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com